Home
last modified time | relevance | path

Searched refs:drotr (Results 1 – 25 of 43) sorted by relevance

12

/external/llvm/test/MC/Mips/
Drotations64.s111 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
131 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
136 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
139 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
159 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
164 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
182 # CHECK-64R: drotr $4, $4, 1 # encoding: [0x00,0x24,0x20,0x7a]
185 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
190 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
195 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
[all …]
Dmips_directives.s76 # CHECK: drotr $9, $6, 30 # encoding: [0x00,0x26,0x4f,0xba]
78 drotr $9, $6, 30
Dmips64-alu-instructions.s76 # CHECK: drotr $9, $6, 20 # encoding: [0x3a,0x4d,0x26,0x00]
101 drotr $9, $6, 20
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/
Drotations64.s111 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
131 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
136 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
139 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
159 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
164 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
182 # CHECK-64R: drotr $4, $4, 1 # encoding: [0x00,0x24,0x20,0x7a]
185 # CHECK-64R: drotr $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3a]
190 # CHECK-64R: drotr $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7a]
195 # CHECK-64R: drotr $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfa]
[all …]
Dmips_directives.s77 # CHECK: drotr $9, $6, 30 # encoding: [0x00,0x26,0x4f,0xba]
79 drotr $9, $6, 30
Dmips64-alu-instructions.s76 # CHECK: drotr $9, $6, 20 # encoding: [0x3a,0x4d,0x26,0x00]
101 drotr $9, $6, 20
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/
Dmips64shift.ll90 ; ALL: drotr ${{[0-9]+}}, ${{[0-9]+}}, 10
99 ; ALL: drotr ${{[0-9]+}}, ${{[0-9]+}}, 54
/external/llvm/test/CodeGen/Mips/
Dmips64shift.ll91 ; ALL: drotr ${{[0-9]+}}, ${{[0-9]+}}, 10
100 ; ALL: drotr ${{[0-9]+}}, ${{[0-9]+}}, 54
/external/llvm/test/MC/Mips/mips64/
Dinvalid-mips64r2.s15 …drotr $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
16 …drotr $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64/
Dinvalid-mips64r2.s15 …drotr $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
16 …drotr $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/capstone/suite/MC/Mips/
Dmips64-alu-instructions.s.cs38 0x3a,0x4d,0x26,0x00 = drotr $9, $6, 20
/external/llvm/test/MC/Mips/mips5/
Dinvalid-mips64r2.s14 …drotr $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
15 …drotr $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips5/
Dinvalid-mips64r2.s14 …drotr $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
15 …drotr $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/llvm/test/MC/Mips/mips64r5/
Dvalid.s96 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
97 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/llvm/test/MC/Mips/mips64r2/
Dvalid.s96 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
97 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/llvm/test/MC/Mips/mips64r3/
Dvalid.s96 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
97 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/swiftshader/third_party/LLVM/test/CodeGen/Mips/
Dmips64shift.ll88 ; CHECK: drotr ${{[0-9]+}}, ${{[0-9]+}}, 10
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r5/
Dvalid.s136 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
137 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r3/
Dvalid.s136 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
137 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r2/
Dvalid.s142 …drotr $1,15 # CHECK: drotr $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x…
143 …drotr $1,$14,15 # CHECK: drotr $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
/external/llvm/test/MC/Disassembler/Mips/mips64r2/
Dvalid-mips64r2-el.txt125 0xfa 0x0b 0x21 0x00 # CHECK: drotr $1, $1, 15
126 0xfa 0x0b 0x2e 0x00 # CHECK: drotr $1, $14, 15
272 0xba 0xa1 0x3b 0x00 # CHECK: drotr $20, $27, 6
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips64r2/
Dvalid-mips64r2-el.txt126 0xfa 0x0b 0x21 0x00 # CHECK: drotr $1, $1, 15
127 0xfa 0x0b 0x2e 0x00 # CHECK: drotr $1, $14, 15
277 0xba 0xa1 0x3b 0x00 # CHECK: drotr $20, $27, 6
/external/llvm/test/MC/Disassembler/Mips/mips64r5/
Dvalid-mips64r5-el.txt122 0xfa 0x0b 0x21 0x00 # CHECK: drotr $1, $1, 15
123 0xfa 0x0b 0x2e 0x00 # CHECK: drotr $1, $14, 15
/external/llvm/test/MC/Disassembler/Mips/mips64r3/
Dvalid-mips64r3-el.txt122 0xfa 0x0b 0x21 0x00 # CHECK: drotr $1, $1, 15
123 0xfa 0x0b 0x2e 0x00 # CHECK: drotr $1, $14, 15
/external/llvm/lib/Target/Mips/
DMicroMips64r6InstrInfo.td60 class DROTR_MM64R6_ENC : POOL32S_2RSA5B0_FM_MMR6<"drotr", 0b011000000>;
258 class DROTR_MM64R6_DESC : SHIFT_ROTATE_IMM_MM64R6<"drotr", uimm6, II_DROTR,

12