/external/llvm/lib/MC/MCParser/ |
D | MCTargetAsmParser.cpp | 25 MCSubtargetInfo &STICopy = getContext().getSubtargetCopy(getSTI()); in copySTI() 30 const MCSubtargetInfo &MCTargetAsmParser::getSTI() const { in getSTI() function in MCTargetAsmParser
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/MCParser/ |
D | MCTargetAsmParser.cpp | 23 MCSubtargetInfo &STICopy = getContext().getSubtargetCopy(getSTI()); in copySTI() 28 const MCSubtargetInfo &MCTargetAsmParser::getSTI() const { in getSTI() function in MCTargetAsmParser
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUAsmPrinter.cpp | 108 const MCSubtargetInfo* AMDGPUAsmPrinter::getSTI() const { in getSTI() function in AMDGPUAsmPrinter 119 if (IsaInfo::hasCodeObjectV3(getSTI()) && in EmitStartOfAsmFile() 138 IsaInfo::IsaVersion ISA = IsaInfo::getIsaVersion(getSTI()->getFeatureBits()); in EmitStartOfAsmFile() 145 if (IsaInfo::hasCodeObjectV3(getSTI()) && in EmitEndOfAsmFile() 156 IsaInfo::streamIsaVersion(getSTI(), ISAVersionStream); in EmitEndOfAsmFile() 196 if (IsaInfo::hasCodeObjectV3(getSTI()) && in EmitFunctionBodyStart() 220 if (!IsaInfo::hasCodeObjectV3(getSTI()) || in EmitFunctionBodyEnd() 241 *getSTI(), KernelName, getAmdhsaKernelDescriptor(*MF, CurrentProgramInfo), in EmitFunctionBodyEnd() 244 IsaInfo::getNumExtraSGPRs(getSTI()->getFeatureBits(), in EmitFunctionBodyEnd() 248 hasXNACK(*getSTI())); in EmitFunctionBodyEnd() [all …]
|
D | AMDGPUAsmPrinter.h | 98 const MCSubtargetInfo* getSTI() const;
|
/external/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 366 if (!(getSTI().getFeatureBits()[Feature])) { in setFeatureBits() 375 if (getSTI().getFeatureBits()[Feature]) { in clearFeatureBits() 385 AssemblerOptions.front()->setFeatures(getSTI().getFeatureBits()); in setModuleFeatureBits() 390 AssemblerOptions.front()->setFeatures(getSTI().getFeatureBits()); in clearModuleFeatureBits() 413 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in MipsAsmParser() 417 llvm::make_unique<MipsAssemblerOptions>(getSTI().getFeatureBits())); in MipsAsmParser() 421 llvm::make_unique<MipsAssemblerOptions>(getSTI().getFeatureBits())); in MipsAsmParser() 447 return getSTI().getFeatureBits()[Mips::FeatureGP64Bit]; in isGP64bit() 450 return getSTI().getFeatureBits()[Mips::FeatureFP64Bit]; in isFP64bit() 457 return getSTI().getFeatureBits()[Mips::FeatureFPXX]; in isABI_FPXX() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/AsmParser/ |
D | AMDGPUAsmParser.cpp | 926 if (ISA.Major >= 6 && AMDGPU::IsaInfo::hasCodeObjectV3(&getSTI())) { in AMDGPUAsmParser() 939 if (ISA.Major >= 6 && AMDGPU::IsaInfo::hasCodeObjectV3(&getSTI())) { in AMDGPUAsmParser() 948 return AMDGPU::hasXNACK(getSTI()); in hasXNACK() 952 return AMDGPU::hasMIMG_R128(getSTI()); in hasMIMG_R128() 956 return AMDGPU::hasPackedD16(getSTI()); in hasPackedD16() 960 return AMDGPU::isSI(getSTI()); in isSI() 964 return AMDGPU::isCI(getSTI()); in isCI() 968 return AMDGPU::isVI(getSTI()); in isVI() 972 return AMDGPU::isGFX9(getSTI()); in isGFX9() 1007 return getSTI().getFeatureBits(); in getFeatureBits() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 437 if (!(getSTI().getFeatureBits()[Feature])) { in setFeatureBits() 446 if (getSTI().getFeatureBits()[Feature]) { in clearFeatureBits() 456 AssemblerOptions.front()->setFeatures(getSTI().getFeatureBits()); in setModuleFeatureBits() 461 AssemblerOptions.front()->setFeatures(getSTI().getFeatureBits()); in clearModuleFeatureBits() 494 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in MipsAsmParser() 498 llvm::make_unique<MipsAssemblerOptions>(getSTI().getFeatureBits())); in MipsAsmParser() 502 llvm::make_unique<MipsAssemblerOptions>(getSTI().getFeatureBits())); in MipsAsmParser() 519 if (getSTI().getCPU() == "mips64r6" && inMicroMipsMode()) in MipsAsmParser() 530 return getSTI().getFeatureBits()[Mips::FeatureGP64Bit]; in isGP64bit() 534 return getSTI().getFeatureBits()[Mips::FeatureFP64Bit]; in isFP64bit() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/AsmParser/ |
D | RISCVAsmParser.cpp | 43 bool isRV64() const { return getSTI().hasFeature(RISCV::Feature64Bit); } in isRV64() 97 if (!(getSTI().getFeatureBits()[Feature])) { in setFeatureBits() 105 if (getSTI().getFeatureBits()[Feature]) { in clearFeatureBits() 1104 bool Res = compressInst(CInst, Inst, getSTI(), S.getContext()); in emitToStreamer() 1106 S.EmitInstruction((Res ? CInst : Inst), getSTI()); in emitToStreamer()
|
/external/llvm/lib/Target/AMDGPU/AsmParser/ |
D | AMDGPUAsmParser.cpp | 549 return AMDGPU::isSI(getSTI()); in isSI() 553 return AMDGPU::isCI(getSTI()); in isCI() 557 return AMDGPU::isVI(getSTI()); in isVI() 604 if (getSTI().getFeatureBits().none()) { in AMDGPUAsmParser() 609 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in AMDGPUAsmParser() 616 AMDGPU::IsaVersion Isa = AMDGPU::getIsaVersion(getSTI().getFeatureBits()); in AMDGPUAsmParser() 964 TRI, &getSTI(), false); in parseRegister() 1156 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction() 1227 AMDGPU::IsaVersion Isa = AMDGPU::getIsaVersion(getSTI().getFeatureBits()); in ParseDirectiveHSACodeObjectISA() 1287 AMDGPU::initDefaultAMDKernelCodeT(Header, getSTI().getFeatureBits()); in ParseDirectiveAMDKernelCodeT()
|
/external/llvm/include/llvm/MC/MCParser/ |
D | MCTargetAsmParser.h | 124 const MCSubtargetInfo &getSTI() const;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/AsmParser/ |
D | HexagonAsmParser.cpp | 165 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in HexagonAsmParser() 475 HexagonMCChecker Check(getContext(), MII, getSTI(), MCB, *RI); in finishBundle() 477 bool CheckOk = HexagonMCInstrInfo::canonicalizePacket(MII, getSTI(), in finishBundle() 488 Out.EmitInstruction(MCB, getSTI()); in finishBundle() 520 if (getSTI().getFeatureBits()[Hexagon::FeatureMemNoShuf]) in matchBundleOptions() 813 if (!getSTI().getFeatureBits()[Hexagon::ArchV62]) in RegisterMatchesArch() 1305 if (!getSTI().getFeatureBits()[Hexagon::ArchV65]) { in processInstruction()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/AsmParser/ |
D | SystemZAsmParser.cpp | 435 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in SystemZAsmParser() 1058 Parser.getStreamer().EmitInstruction(Inst, getSTI()); in ParseDirectiveInsn() 1188 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction() 1221 uint64_t FBS = ComputeAvailableFeatures(getSTI().getFeatureBits()); in MatchAndEmitInstruction()
|
/external/llvm/lib/Target/X86/AsmParser/ |
D | X86AsmParser.cpp | 762 return getSTI().getFeatureBits()[X86::Mode64Bit]; in is64BitMode() 766 return getSTI().getFeatureBits()[X86::Mode32Bit]; in is32BitMode() 770 return getSTI().getFeatureBits()[X86::Mode16Bit]; in is16BitMode() 808 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in X86AsmParser() 915 } else if (!getSTI().getFeatureBits()[X86::FeatureAVX512]) { in ParseRegister() 1852 if (getSTI().getFeatureBits()[X86::FeatureAVX512] && in ParseIntelOperand() 1917 if (getSTI().getFeatureBits()[X86::FeatureAVX512]) in ParseATTOperand() 1927 if(getSTI().getFeatureBits()[X86::FeatureAVX512]) { in HandleAVX512Operand()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 248 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in AArch64AsmParser() 2610 getSTI().getFeatureBits()[AArch64::FeatureSVE]) in parseCondCodeString() 2779 else if (!IC->haveFeatures(getSTI().getFeatureBits())) { in parseSysAlias() 2789 else if (!DC->haveFeatures(getSTI().getFeatureBits())) { in parseSysAlias() 2799 else if (!AT->haveFeatures(getSTI().getFeatureBits())) { in parseSysAlias() 2809 else if (!TLBI->haveFeatures(getSTI().getFeatureBits())) { in parseSysAlias() 2907 if (SysReg && SysReg->haveFeatures(getSTI().getFeatureBits())) { in tryParseSysReg() 2915 if (PState && PState->haveFeatures(getSTI().getFeatureBits())) in tryParseSysReg() 4555 if (getSTI().getFeatureBits()[AArch64::FeatureZCZeroingFPWorkaround] && in MatchAndEmitInstruction() 4663 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/MCParser/ |
D | MCTargetAsmParser.h | 361 const MCSubtargetInfo &getSTI() const;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 232 Out.EmitInstruction(ITInst, getSTI()); in flushPendingInstructions() 237 Out.EmitInstruction(Inst, getSTI()); in flushPendingInstructions() 434 return getSTI().getFeatureBits()[ARM::ModeThumb]; in isThumb() 438 return isThumb() && !getSTI().getFeatureBits()[ARM::FeatureThumb2]; in isThumbOne() 442 return isThumb() && getSTI().getFeatureBits()[ARM::FeatureThumb2]; in isThumbTwo() 446 return getSTI().getFeatureBits()[ARM::HasV4TOps]; in hasThumb() 450 return getSTI().getFeatureBits()[ARM::FeatureThumb2]; in hasThumb2() 454 return getSTI().getFeatureBits()[ARM::HasV6Ops]; in hasV6Ops() 458 return getSTI().getFeatureBits()[ARM::HasV6T2Ops]; in hasV6T2Ops() 462 return getSTI().getFeatureBits()[ARM::HasV6MOps]; in hasV6MOps() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/AsmParser/ |
D | SparcAsmParser.cpp | 100 return getSTI().getTargetTriple().getArch() == Triple::sparcv9; in is64Bit() 120 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in SparcAsmParser() 594 Out.EmitInstruction(I, getSTI()); in MatchAndEmitInstruction()
|
/external/llvm/lib/Target/Sparc/AsmParser/ |
D | SparcAsmParser.cpp | 84 return getSTI().getTargetTriple().getArch() == Triple::sparcv9; in is64Bit() 96 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in SparcAsmParser() 564 Out.EmitInstruction(I, getSTI()); in MatchAndEmitInstruction()
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 129 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in AArch64AsmParser() 2520 if (getSTI().getFeatureBits()[AArch64::HasV8_2aOps]) { in parseSysAlias() 2567 if (getSTI().getFeatureBits()[AArch64::HasV8_2aOps]) { in parseSysAlias() 2574 if (getSTI().getFeatureBits()[AArch64::HasV8_2aOps]) { in parseSysAlias() 2782 if (SysReg && SysReg->haveFeatures(getSTI().getFeatureBits())) { in tryParseSysReg() 2790 if (PState && PState->haveFeatures(getSTI().getFeatureBits())) in tryParseSysReg() 4053 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction() 4244 if (!getSTI().isCPUStringValid(CPU)) { in parseDirectiveCPU() 4363 getParser().getStreamer().EmitInstruction(Inst, getSTI()); in parseDirectiveTLSDescCall()
|
/external/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 249 return getSTI().getFeatureBits()[ARM::ModeThumb]; in isThumb() 252 return isThumb() && !getSTI().getFeatureBits()[ARM::FeatureThumb2]; in isThumbOne() 255 return isThumb() && getSTI().getFeatureBits()[ARM::FeatureThumb2]; in isThumbTwo() 258 return getSTI().getFeatureBits()[ARM::HasV4TOps]; in hasThumb() 261 return getSTI().getFeatureBits()[ARM::FeatureThumb2]; in hasThumb2() 264 return getSTI().getFeatureBits()[ARM::HasV6Ops]; in hasV6Ops() 267 return getSTI().getFeatureBits()[ARM::HasV6T2Ops]; in hasV6T2Ops() 270 return getSTI().getFeatureBits()[ARM::HasV6MOps]; in hasV6MOps() 273 return getSTI().getFeatureBits()[ARM::HasV7Ops]; in hasV7Ops() 276 return getSTI().getFeatureBits()[ARM::HasV8Ops]; in hasV8Ops() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/BPF/AsmParser/ |
D | BPFAsmParser.cpp | 298 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction()
|
/external/llvm/lib/Target/SystemZ/AsmParser/ |
D | SystemZAsmParser.cpp | 398 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in SystemZAsmParser() 798 Out.EmitInstruction(Inst, getSTI()); in MatchAndEmitInstruction()
|
/external/llvm/lib/CodeGen/AsmPrinter/ |
D | AsmPrinterInlineAsm.cpp | 151 emitInlineAsmEnd(STI, &TAP->getSTI()); in EmitInlineAsm()
|
/external/llvm/lib/Target/Hexagon/AsmParser/ |
D | HexagonAsmParser.cpp | 142 setAvailableFeatures(ComputeAvailableFeatures(getSTI().getFeatureBits())); in HexagonAsmParser() 627 HexagonMCChecker Check(MCII, getSTI(), MCB, MCB, *RI); in finishBundle() 629 bool CheckOk = HexagonMCInstrInfo::canonicalizePacket(MCII, getSTI(), in finishBundle() 716 Out.EmitInstruction(MCB, getSTI()); in finishBundle()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/AsmPrinter/ |
D | AsmPrinterInlineAsm.cpp | 163 emitInlineAsmEnd(STI, &TAP->getSTI()); in EmitInlineAsm()
|