Home
last modified time | relevance | path

Searched refs:ldaxrh (Results 1 – 25 of 36) sorted by relevance

12

/external/llvm/test/CodeGen/AArch64/
Dcmpxchg-O0.ll21 ; CHECK: ldaxrh [[OLD:w[0-9]+]], [x0]
Datomic-ops.ll43 ; ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
442 ; ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
622 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
719 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
914 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
Darm64-ldxr-stxr.ll188 ; CHECK: ldaxrh w[[LOADVAL:[0-9]+]], [x0]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Dcmpxchg-O0.ll23 ; CHECK: ldaxrh [[OLD:w[0-9]+]], [x0]
Datomic-ops.ll43 ; ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
442 ; ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
621 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
718 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
913 ; CHECK: ldaxrh w[[OLD:[0-9]+]], [x[[ADDR]]]
Darm64-ldxr-stxr.ll188 ; CHECK: ldaxrh w[[LOADVAL:[0-9]+]], [x0]
/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc1621 ASSEMBLE_ATOMIC_EXCHANGE_INTEGER(ldaxrh, stlxrh, Register32); in AssembleArchInstruction()
1626 ASSEMBLE_ATOMIC_EXCHANGE_INTEGER(ldaxrh, stlxrh, Register32); in AssembleArchInstruction()
1646 ASSEMBLE_ATOMIC_COMPARE_EXCHANGE_INTEGER(ldaxrh, stlxrh, UXTH, in AssembleArchInstruction()
1652 ASSEMBLE_ATOMIC_COMPARE_EXCHANGE_INTEGER(ldaxrh, stlxrh, UXTH, in AssembleArchInstruction()
1672 ASSEMBLE_ATOMIC_BINOP(ldaxrh, stlxrh, inst, Register32); \ in AssembleArchInstruction()
1677 ASSEMBLE_ATOMIC_BINOP(ldaxrh, stlxrh, inst, Register32); \ in AssembleArchInstruction()
/external/llvm/test/MC/AArch64/
Darm64-memory.s513 ldaxrh w2, [x4]
520 ; CHECK: ldaxrh w2, [x4] ; encoding: [0x82,0xfc,0x5f,0x48]
Dbasic-a64-instructions.s2295 ldaxrh w20, [sp]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-memory.s513 ldaxrh w2, [x4]
520 ; CHECK: ldaxrh w2, [x4] ; encoding: [0x82,0xfc,0x5f,0x48]
Dbasic-a64-instructions.s2278 ldaxrh w20, [sp]
/external/vixl/
DREADME.md125 `stlxrh`, `stlxr`, `ldaxrb`, `ldaxrh`, `ldaxr`, `stlxp`, `ldaxp`, `stlrb`,
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Darm64-memory.txt501 # CHECK: ldaxrh w2, [x4]
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-memory.txt501 # CHECK: ldaxrh w2, [x4]
/external/v8/src/arm64/
Dmacro-assembler-arm64.h90 V(Ldaxrh, ldaxrh) \
Dassembler-arm64.h1665 void ldaxrh(const Register& rt, const Register& rn);
/external/vixl/test/aarch64/
Dtest-disasm-aarch64.cc1920 COMPARE(ldaxrh(w15, MemOperand(x16)), "ldaxrh w15, [x16]"); in TEST()
1921 COMPARE(ldaxrh(w17, MemOperand(sp)), "ldaxrh w17, [sp]"); in TEST()
1922 COMPARE(ldaxrh(x18, MemOperand(x19)), "ldaxrh w18, [x19]"); in TEST()
1923 COMPARE(ldaxrh(x20, MemOperand(sp)), "ldaxrh w20, [sp]"); in TEST()
Dtest-trace-aarch64.cc163 __ ldaxrh(w17, MemOperand(x0)); in GenerateTestSequenceBase() local
164 __ ldaxrh(x18, MemOperand(x0)); in GenerateTestSequenceBase() local
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs893 0xf4,0xff,0x5f,0x48 = ldaxrh w20, [sp]
/external/vixl/src/aarch64/
Dassembler-aarch64.h1358 void ldaxrh(const Register& rt, const MemOperand& src);
Dmacro-assembler-aarch64.h1660 ldaxrh(rt, src); in Ldaxrh()
/external/vixl/test/test-trace-reference/
Dlog-disasm110 0x~~~~~~~~~~~~~~~~ 485ffc11 ldaxrh w17, [x0]
111 0x~~~~~~~~~~~~~~~~ 485ffc12 ldaxrh w18, [x0]
Dlog-disasm-colour110 0x~~~~~~~~~~~~~~~~ 485ffc11 ldaxrh w17, [x0]
111 0x~~~~~~~~~~~~~~~~ 485ffc12 ldaxrh w18, [x0]
Dlog-cpufeatures-custom110 0x~~~~~~~~~~~~~~~~ 485ffc11 ldaxrh w17, [x0]
111 0x~~~~~~~~~~~~~~~~ 485ffc12 ldaxrh w18, [x0]
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md543 void ldaxrh(const Register& rt, const MemOperand& src)

12