Home
last modified time | relevance | path

Searched refs:ldmda (Results 1 – 17 of 17) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Darm-load-store-multiple-deprecated.s163 .global ldmda symbol
164 .type ldmda,%function
165 ldmda: label
166 ldmda r0!, {r1, sp}
168 ldmda r0!, {sp}
170 ldmda r0!, {r1, lr, pc}
172 ldmda r0!, {lr, pc}
Dbasic-arm-instructions.s1163 ldmda r2, {r1,r3-r6,sp}
1170 ldmda r2!, {r1,r3-r6,sp}
1180 @ CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x12,0xe8]
1186 @ CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x32,0xe8]
Ddiagnostics.s540 ldmda r2!, {r2, r3}
/external/llvm/test/MC/ARM/
Darm-load-store-multiple-deprecated.s163 .global ldmda symbol
164 .type ldmda,%function
165 ldmda: label
166 ldmda r0!, {r1, sp}
168 ldmda r0!, {sp}
170 ldmda r0!, {r1, lr, pc}
172 ldmda r0!, {lr, pc}
Ddiagnostics.s462 ldmda r2!, {r2, r3}
Dbasic-arm-instructions.s1161 ldmda r2, {r1,r3-r6,sp}
1168 ldmda r2!, {r1,r3-r6,sp}
1178 @ CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x12,0xe8]
1184 @ CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x32,0xe8]
/external/capstone/suite/MC/ARM/
Dbasic-arm-instructions.s.cs319 0x7a,0x20,0x12,0xe8 = ldmda r2, {r1, r3, r4, r5, r6, sp}
324 0x7a,0x20,0x32,0xe8 = ldmda r2!, {r1, r3, r4, r5, r6, sp}
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s737 ldmda r2, {r1,r3-r6,sp}
744 ldmda r2!, {r1,r3-r6,sp}
750 @ CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x12,0xe8]
756 @ CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x32,0xe8]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt586 # CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp}
592 # CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp}
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt667 # CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp}
673 # CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp}
/external/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt667 # CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp}
673 # CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp}
/external/vixl/src/aarch32/
Dassembler-aarch32.h2326 void ldmda(Condition cond,
2330 void ldmda(Register rn, WriteBack write_back, RegisterList registers) { in ldmda() function
2331 ldmda(al, rn, write_back, registers); in ldmda()
Ddisasm-aarch32.h794 void ldmda(Condition cond,
Dassembler-aarch32.cc4822 void Assembler::ldmda(Condition cond, in ldmda() function in vixl::aarch32::Assembler
4837 Delegate(kLdmda, &Assembler::ldmda, cond, rn, write_back, registers); in ldmda()
Dmacro-assembler-aarch32.h1967 ldmda(cond, rn, write_back, registers); in Ldmda()
Ddisasm-aarch32.cc1640 void Disassembler::ldmda(Condition cond, in ldmda() function in vixl::aarch32::Disassembler
64618 ldmda(condition, Register(rn), write_back, registers); in DecodeA32()
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenAsmMatcher.inc7742 "dc2l\004ldcl\003ldm\005ldmda\005ldmdb\005ldmib\003ldr\004ldrb\005ldrbt\004"
8183 …{ 429 /* ldmda */, ARM::LDMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, Feature_IsARM, { MCK_Cond…
8184 …{ 429 /* ldmda */, ARM::LDMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, Feature_IsA…
8185 …{ 429 /* ldmda */, ARM::sysLDMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, Feature_IsARM, { MCK_C…
8186 …{ 429 /* ldmda */, ARM::sysLDMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, Feature_…