Home
last modified time | relevance | path

Searched refs:list_1 (Results 1 – 7 of 7) sorted by relevance

/external/vixl/src/aarch64/
Doperands-aarch64.h638 static CPURegList Union(const CPURegList& list_1, const CPURegList& list_2) { in Union() argument
639 VIXL_ASSERT(list_1.type_ == list_2.type_); in Union()
640 VIXL_ASSERT(list_1.size_ == list_2.size_); in Union()
641 return CPURegList(list_1.type_, list_1.size_, list_1.list_ | list_2.list_); in Union()
643 static CPURegList Union(const CPURegList& list_1,
646 static CPURegList Union(const CPURegList& list_1,
651 static CPURegList Intersection(const CPURegList& list_1, in Intersection() argument
653 VIXL_ASSERT(list_1.type_ == list_2.type_); in Intersection()
654 VIXL_ASSERT(list_1.size_ == list_2.size_); in Intersection()
655 return CPURegList(list_1.type_, list_1.size_, list_1.list_ & list_2.list_); in Intersection()
[all …]
Doperands-aarch64.cc89 CPURegList CPURegList::Union(const CPURegList& list_1, in Union() argument
92 return Union(list_1, Union(list_2, list_3)); in Union()
96 CPURegList CPURegList::Union(const CPURegList& list_1, in Union() argument
100 return Union(Union(list_1, list_2), Union(list_3, list_4)); in Union()
104 CPURegList CPURegList::Intersection(const CPURegList& list_1, in Intersection() argument
107 return Intersection(list_1, Intersection(list_2, list_3)); in Intersection()
111 CPURegList CPURegList::Intersection(const CPURegList& list_1, in Intersection() argument
115 return Intersection(Intersection(list_1, list_2), in Intersection()
/external/vixl/src/aarch32/
Dinstructions-aarch32.h494 static RegisterList Union(const RegisterList& list_1,
496 return RegisterList(list_1.list_ | list_2.list_);
498 static RegisterList Union(const RegisterList& list_1,
501 return Union(list_1, Union(list_2, list_3));
503 static RegisterList Union(const RegisterList& list_1,
507 return Union(Union(list_1, list_2), Union(list_3, list_4));
509 static RegisterList Intersection(const RegisterList& list_1,
511 return RegisterList(list_1.list_ & list_2.list_);
513 static RegisterList Intersection(const RegisterList& list_1,
516 return Intersection(list_1, Intersection(list_2, list_3));
[all …]
/external/libxml2/result/relaxng/
Dlist_1.err1 ./test/relaxng/list_1.xml:1: element elem1: Relax-NG validity error : Element elem1 failed to valid…
2 ./test/relaxng/list_1.xml fails to validate
/external/tensorflow/tensorflow/core/kernels/boosted_trees/quantiles/
Dweighted_quantiles_summary_test.cc164 const auto list_1 = buffer1_->GenerateEntryList(); in TEST_F() local
167 summary1.BuildFromBufferEntries(list_1); in TEST_F()
183 summary1.BuildFromBufferEntries(list_1); in TEST_F()
/external/tensorflow/tensorflow/contrib/boosted_trees/lib/quantiles/
Dweighted_quantiles_summary_test.cc165 const auto list_1 = buffer1_->GenerateEntryList(); in TEST_F() local
168 summary1.BuildFromBufferEntries(list_1); in TEST_F()
184 summary1.BuildFromBufferEntries(list_1); in TEST_F()
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc15589 CPURegList list_1(x1, x2, x3, x4); in TEST() local
15591 int list_1_size = list_1.GetTotalSizeInBytes(); in TEST()
15595 __ PokeCPURegList(list_1, 0); in TEST()
15596 __ PokeXRegList(list_1.GetList(), list_1_size); in TEST()