Searched refs:phy1_ctrl (Results 1 – 1 of 1) sorted by relevance
| /external/u-boot/arch/arm/mach-exynos/ |
| D | dmc_init_ddr3.c | 38 struct exynos5_phy_control *phy0_ctrl, *phy1_ctrl; in ddr3_mem_ctrl_init() local
43 phy1_ctrl = (struct exynos5_phy_control *)(samsung_get_base_dmc_phy() in ddr3_mem_ctrl_init()
56 writel(val, &phy1_ctrl->phy_con39); in ddr3_mem_ctrl_init()
62 writel(val, &phy1_ctrl->phy_con42); in ddr3_mem_ctrl_init()
65 if (dmc_config_zq(mem, &phy0_ctrl->phy_con16, &phy1_ctrl->phy_con16, in ddr3_mem_ctrl_init()
66 &phy0_ctrl->phy_con17, &phy1_ctrl->phy_con17)) in ddr3_mem_ctrl_init()
71 writel(mem->phy1_pulld_dqs, &phy1_ctrl->phy_con14); in ddr3_mem_ctrl_init()
81 writel(mem->phy1_dqs, &phy1_ctrl->phy_con4); in ddr3_mem_ctrl_init()
84 writel(mem->phy1_dq, &phy1_ctrl->phy_con6); in ddr3_mem_ctrl_init()
87 writel(mem->phy1_tFS, &phy1_ctrl->phy_con10); in ddr3_mem_ctrl_init()
[all …]
|