Home
last modified time | relevance | path

Searched refs:pmull (Results 1 – 25 of 80) sorted by relevance

1234

/external/boringssl/linux-aarch64/crypto/fipsmodule/
Dghash-neon-armv8.S87 pmull v16.8h, v16.8b, v3.8b // F = A1*B
89 pmull v0.8h, v5.8b, v0.8b // E = A*B1
91 pmull v17.8h, v17.8b, v3.8b // H = A2*B
93 pmull v19.8h, v5.8b, v19.8b // G = A*B2
96 pmull v18.8h, v18.8b, v3.8b // J = A3*B
99 pmull v0.8h, v5.8b, v0.8b // I = A*B3
126 pmull v19.8h, v5.8b, v19.8b // K = A*B4
147 pmull v0.8h, v5.8b, v3.8b // D = A*B
156 pmull v16.8h, v16.8b, v3.8b // F = A1*B
158 pmull v1.8h, v7.8b, v1.8b // E = A*B1
[all …]
Dghashv8-armx64.S43 pmull v0.1q,v20.1d,v20.1d
46 pmull v1.1q,v16.1d,v16.1d
52 pmull v18.1q,v0.1d,v19.1d //1st phase
59 pmull v0.1q,v0.1d,v19.1d
84 pmull v0.1q,v20.1d,v3.1d //H.lo·Xi.lo
87 pmull v1.1q,v21.1d,v17.1d //(H.lo+H.hi)·(Xi.lo+Xi.hi)
93 pmull v18.1q,v0.1d,v19.1d //1st phase of reduction
100 pmull v0.1q,v0.1d,v19.1d
152 pmull v4.1q,v20.1d,v7.1d //H·Ii+1
161 pmull v0.1q,v22.1d,v3.1d //H^2.lo·Xi.lo
[all …]
/external/boringssl/ios-aarch64/crypto/fipsmodule/
Dghash-neon-armv8.S86 pmull v16.8h, v16.8b, v3.8b // F = A1*B
88 pmull v0.8h, v5.8b, v0.8b // E = A*B1
90 pmull v17.8h, v17.8b, v3.8b // H = A2*B
92 pmull v19.8h, v5.8b, v19.8b // G = A*B2
95 pmull v18.8h, v18.8b, v3.8b // J = A3*B
98 pmull v0.8h, v5.8b, v0.8b // I = A*B3
125 pmull v19.8h, v5.8b, v19.8b // K = A*B4
146 pmull v0.8h, v5.8b, v3.8b // D = A*B
155 pmull v16.8h, v16.8b, v3.8b // F = A1*B
157 pmull v1.8h, v7.8b, v1.8b // E = A*B1
[all …]
Dghashv8-armx64.S42 pmull v0.1q,v20.1d,v20.1d
45 pmull v1.1q,v16.1d,v16.1d
51 pmull v18.1q,v0.1d,v19.1d //1st phase
58 pmull v0.1q,v0.1d,v19.1d
83 pmull v0.1q,v20.1d,v3.1d //H.lo·Xi.lo
86 pmull v1.1q,v21.1d,v17.1d //(H.lo+H.hi)·(Xi.lo+Xi.hi)
92 pmull v18.1q,v0.1d,v19.1d //1st phase of reduction
99 pmull v0.1q,v0.1d,v19.1d
151 pmull v4.1q,v20.1d,v7.1d //H·Ii+1
160 pmull v0.1q,v22.1d,v3.1d //H^2.lo·Xi.lo
[all …]
/external/boringssl/ios-arm/crypto/fipsmodule/
Dghashv8-armx32.S46 .byte 0xa8,0x0e,0xa8,0xf2 @ pmull q0,q12,q12
49 .byte 0xa0,0x2e,0xa0,0xf2 @ pmull q1,q8,q8
55 .byte 0x26,0x4e,0xe0,0xf2 @ pmull q10,q0,q11 @ 1st phase
62 .byte 0x26,0x0e,0xa0,0xf2 @ pmull q0,q0,q11
89 .byte 0x86,0x0e,0xa8,0xf2 @ pmull q0,q12,q3 @ H.lo·Xi.lo
92 .byte 0xa2,0x2e,0xaa,0xf2 @ pmull q1,q13,q9 @ (H.lo+H.hi)·(Xi.lo+Xi.hi)
98 .byte 0x26,0x4e,0xe0,0xf2 @ pmull q10,q0,q11 @ 1st phase of reduction
105 .byte 0x26,0x0e,0xa0,0xf2 @ pmull q0,q0,q11
160 .byte 0x8e,0x8e,0xa8,0xf2 @ pmull q4,q12,q7 @ H·Ii+1
169 .byte 0x86,0x0e,0xac,0xf2 @ pmull q0,q14,q3 @ H^2.lo·Xi.lo
[all …]
/external/boringssl/linux-arm/crypto/fipsmodule/
Dghashv8-armx32.S45 .byte 0xa8,0x0e,0xa8,0xf2 @ pmull q0,q12,q12
48 .byte 0xa0,0x2e,0xa0,0xf2 @ pmull q1,q8,q8
54 .byte 0x26,0x4e,0xe0,0xf2 @ pmull q10,q0,q11 @ 1st phase
61 .byte 0x26,0x0e,0xa0,0xf2 @ pmull q0,q0,q11
86 .byte 0x86,0x0e,0xa8,0xf2 @ pmull q0,q12,q3 @ H.lo·Xi.lo
89 .byte 0xa2,0x2e,0xaa,0xf2 @ pmull q1,q13,q9 @ (H.lo+H.hi)·(Xi.lo+Xi.hi)
95 .byte 0x26,0x4e,0xe0,0xf2 @ pmull q10,q0,q11 @ 1st phase of reduction
102 .byte 0x26,0x0e,0xa0,0xf2 @ pmull q0,q0,q11
155 .byte 0x8e,0x8e,0xa8,0xf2 @ pmull q4,q12,q7 @ H·Ii+1
164 .byte 0x86,0x0e,0xac,0xf2 @ pmull q0,q14,q3 @ H^2.lo·Xi.lo
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-verbose-vector-case.s3 pmull v8.8h, v8.8b, v8.8b label
5 pmull v8.1q, v8.1d, v8.1d label
12 pmull v8.8H, v8.8B, v8.8B label
14 pmull v8.1Q, v8.1D, v8.1D label
Darm64-diagno-predicate.s15 pmull v0.1q, v1.1d, v2.1d
Dneon-3vdiff.s285 pmull v0.8h, v1.8b, v2.8b
286 pmull v0.1q, v1.1d, v2.1d
Darm64-advsimd.s1931 pmull.8h v0, v0, v0
1933 pmull.1q v2, v3, v4
1935 pmull v2.1q, v3.1d, v4.1d
1938 ; CHECK: pmull.8h v0, v0, v0 ; encoding: [0x00,0xe0,0x20,0x0e]
1940 ; CHECK: pmull.1q v2, v3, v4 ; encoding: [0x62,0xe0,0xe4,0x0e]
1942 ; CHECK: pmull.1q v2, v3, v4 ; encoding: [0x62,0xe0,0xe4,0x0e]
2084 ; pmull verbose mode aliases
2085 pmull v8.8h, v8.8b, v8.8b
2087 pmull v8.1q, v8.1d, v8.1d
2089 ; CHECK: pmull.8h v8, v8, v8 ; encoding: [0x08,0xe1,0x28,0x0e]
[all …]
Dneon-diagnostics.s2553 pmull v0.8h, v1.8h, v2.8b
2559 pmull v0.1q, v1.2d, v2.2d
2566 pmull v0.4s, v1.4h, v2.4h
2567 pmull v0.2d, v1.2s, v2.2s
/external/llvm/test/MC/AArch64/
Darm64-verbose-vector-case.s3 pmull v8.8h, v8.8b, v8.8b label
5 pmull v8.1q, v8.1d, v8.1d label
12 pmull v8.8H, v8.8B, v8.8B label
14 pmull v8.1Q, v8.1D, v8.1D label
Darm64-diagno-predicate.s15 pmull v0.1q, v1.1d, v2.1d
Dneon-3vdiff.s285 pmull v0.8h, v1.8b, v2.8b
286 pmull v0.1q, v1.1d, v2.1d
Darm64-advsimd.s1931 pmull.8h v0, v0, v0
1933 pmull.1q v2, v3, v4
1935 pmull v2.1q, v3.1d, v4.1d
1938 ; CHECK: pmull.8h v0, v0, v0 ; encoding: [0x00,0xe0,0x20,0x0e]
1940 ; CHECK: pmull.1q v2, v3, v4 ; encoding: [0x62,0xe0,0xe4,0x0e]
1942 ; CHECK: pmull.1q v2, v3, v4 ; encoding: [0x62,0xe0,0xe4,0x0e]
2084 ; pmull verbose mode aliases
2085 pmull v8.8h, v8.8b, v8.8b
2087 pmull v8.1q, v8.1d, v8.1d
2089 ; CHECK: pmull.8h v8, v8, v8 ; encoding: [0x08,0xe1,0x28,0x0e]
[all …]
Dneon-diagnostics.s2594 pmull v0.8h, v1.8h, v2.8b
2600 pmull v0.1q, v1.2d, v2.2d
2607 pmull v0.4s, v1.4h, v2.4h
2608 pmull v0.2d, v1.2s, v2.2s
/external/libyuv/files/unit_test/testdata/
Djuno.txt8 Features : fp asimd evtstrm aes pmull sha1 sha2 crc32
/external/u-boot/board/qualcomm/dragonboard820c/
Dreadme.txt373 Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
382 Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
391 Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
400 Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
/external/llvm/test/CodeGen/X86/
Davx512dqvl-intrinsics.ll9 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
20 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
30 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
40 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
52 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
63 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
75 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
89 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
102 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
105 declare <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64>, <8 x i64>, <8 x i64>, i8)
[all …]
/external/capstone/suite/MC/AArch64/
Dneon-3vdiff.s.cs98 0x20,0xe0,0x22,0x0e = pmull v0.8h, v1.8b, v2.8b
99 0x20,0xe0,0xe2,0x0e = pmull v0.1q, v1.1d, v2.1d
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/
Davx512dqvl-intrinsics-upgrade.ll1918 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
1936 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
1952 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
1968 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
1988 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
2006 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
2027 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
2052 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> %pas…
2075 …%res = call <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64> %a, <8 x i64> %b, <8 x i64> zero…
2078 declare <8 x i64> @llvm.x86.avx512.mask.pmull.q.512(<8 x i64>, <8 x i64>, <8 x i64>, i8)
[all …]
/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
Dmmx-arith.ll257 …%tmp52 = tail call x86_mmx @llvm.x86.mmx.pmull.w( x86_mmx %tmp45, x86_mmx %tmp51 ) ; <x86_mmx> [#…
305 declare x86_mmx @llvm.x86.mmx.pmull.w(x86_mmx, x86_mmx)
/external/swiftshader/third_party/subzero/src/
DIceAssemblerX86Base.h368 void pmull(Type Ty, XmmRegister dst, XmmRegister src);
369 void pmull(Type Ty, XmmRegister dst, const Address &src);
/external/swiftshader/third_party/subzero/tests_lit/assembler/x86/
Dopcode_register_encodings.ll2 ; those for pmull vary more wildly depending on operand size (rather than
/external/llvm/test/CodeGen/AArch64/
Darm64-vmul.ll112 ;CHECK: pmull.8h
115 %tmp3 = call <8 x i16> @llvm.aarch64.neon.pmull.v8i16(<8 x i8> %tmp1, <8 x i8> %tmp2)
119 declare <8 x i16> @llvm.aarch64.neon.pmull.v8i16(<8 x i8>, <8 x i8>) nounwind readnone
1829 …%res = tail call <8 x i16> @llvm.aarch64.neon.pmull.v8i16(<8 x i8> %lhs.high, <8 x i8> %rhsvec) no…
1841 …%res = tail call <8 x i16> @llvm.aarch64.neon.pmull.v8i16(<8 x i8> %lhs.high, <8 x i8> %rhs.high) …
2015 ; CHECK: pmull.1q

1234