Home
last modified time | relevance | path

Searched refs:r14 (Results 1 – 25 of 1646) sorted by relevance

12345678910>>...66

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/X86/
Davx512vbmi2vl-encoding.s49 vpexpandb 268435456(%rcx,%r14,8), %xmm1
53 vpexpandb -536870912(%rcx,%r14,8), %xmm1
57 vpexpandb -536870910(%rcx,%r14,8), %xmm1
73 vpexpandw 268435456(%rcx,%r14,8), %xmm1
77 vpexpandw -536870912(%rcx,%r14,8), %xmm1
81 vpexpandw -536870910(%rcx,%r14,8), %xmm1
97 vpexpandb 268435456(%rcx,%r14,8), %xmm21
101 vpexpandb -536870912(%rcx,%r14,8), %xmm21
105 vpexpandb -536870910(%rcx,%r14,8), %xmm21
121 vpexpandw 268435456(%rcx,%r14,8), %xmm21
[all …]
Davx512vbmi2-encoding.s49 vpexpandb 268435456(%rcx,%r14,8), %zmm1
53 vpexpandb -536870912(%rcx,%r14,8), %zmm1
57 vpexpandb -536870910(%rcx,%r14,8), %zmm1
73 vpexpandw 268435456(%rcx,%r14,8), %zmm1
77 vpexpandw -536870912(%rcx,%r14,8), %zmm1
81 vpexpandw -536870910(%rcx,%r14,8), %zmm1
97 vpexpandb 268435456(%rcx,%r14,8), %zmm21
101 vpexpandb -536870912(%rcx,%r14,8), %zmm21
105 vpexpandb -536870910(%rcx,%r14,8), %zmm21
121 vpexpandw 268435456(%rcx,%r14,8), %zmm21
[all …]
Davx512vl_vnni-encoding.s81 vpdpbusd 268435456(%rcx,%r14,8), %xmm2, %xmm1
85 vpdpbusd -536870912(%rcx,%r14,8), %xmm2, %xmm1
89 vpdpbusd -536870910(%rcx,%r14,8), %xmm2, %xmm1
105 vpdpbusds 268435456(%rcx,%r14,8), %xmm2, %xmm1
109 vpdpbusds -536870912(%rcx,%r14,8), %xmm2, %xmm1
113 vpdpbusds -536870910(%rcx,%r14,8), %xmm2, %xmm1
129 vpdpwssd 268435456(%rcx,%r14,8), %xmm2, %xmm1
133 vpdpwssd -536870912(%rcx,%r14,8), %xmm2, %xmm1
137 vpdpwssd -536870910(%rcx,%r14,8), %xmm2, %xmm1
153 vpdpwssds 268435456(%rcx,%r14,8), %xmm2, %xmm1
[all …]
Davx512vnni-encoding.s81 vpdpbusd 268435456(%rcx,%r14,8), %zmm2, %zmm1
85 vpdpbusd -536870912(%rcx,%r14,8), %zmm2, %zmm1
89 vpdpbusd -536870910(%rcx,%r14,8), %zmm2, %zmm1
105 vpdpbusds 268435456(%rcx,%r14,8), %zmm2, %zmm1
109 vpdpbusds -536870912(%rcx,%r14,8), %zmm2, %zmm1
113 vpdpbusds -536870910(%rcx,%r14,8), %zmm2, %zmm1
129 vpdpwssd 268435456(%rcx,%r14,8), %zmm2, %zmm1
133 vpdpwssd -536870912(%rcx,%r14,8), %zmm2, %zmm1
137 vpdpwssd -536870910(%rcx,%r14,8), %zmm2, %zmm1
153 vpdpwssds 268435456(%rcx,%r14,8), %zmm2, %zmm1
[all …]
Davx512vl_bitalg-encoding.s33 vpopcntb 268435456(%rcx,%r14,8), %xmm1
37 vpopcntb -536870912(%rcx,%r14,8), %xmm1
41 vpopcntb -536870910(%rcx,%r14,8), %xmm1
57 vpopcntw 268435456(%rcx,%r14,8), %xmm1
61 vpopcntw -536870912(%rcx,%r14,8), %xmm1
65 vpopcntw -536870910(%rcx,%r14,8), %xmm1
81 vpopcntb 268435456(%rcx,%r14,8), %xmm21 {%k2}
85 vpopcntb -536870912(%rcx,%r14,8), %xmm21 {%k2}
89 vpopcntb -536870910(%rcx,%r14,8), %xmm21 {%k2}
105 vpopcntw 268435456(%rcx,%r14,8), %xmm21 {%k2}
[all …]
Davx512vl_gfni-encoding.s33 vgf2p8affineinvqb $7, 268435456(%rcx,%r14,8), %xmm20, %xmm1
37 vgf2p8affineinvqb $7, -536870912(%rcx,%r14,8), %xmm20, %xmm1
41 vgf2p8affineinvqb $7, -536870910(%rcx,%r14,8), %xmm20, %xmm1
57 vgf2p8affineqb $7, 268435456(%rcx,%r14,8), %xmm20, %xmm1
61 vgf2p8affineqb $7, -536870912(%rcx,%r14,8), %xmm20, %xmm1
65 vgf2p8affineqb $7, -536870910(%rcx,%r14,8), %xmm20, %xmm1
81 vgf2p8affineinvqb $7, 268435456(%rcx,%r14,8), %xmm20, %xmm1 {%k2}
85 vgf2p8affineinvqb $7, -536870912(%rcx,%r14,8), %xmm20, %xmm1 {%k2}
89 vgf2p8affineinvqb $7, -536870910(%rcx,%r14,8), %xmm20, %xmm1 {%k2}
105 vgf2p8affineqb $7, 268435456(%rcx,%r14,8), %xmm20, %xmm1 {%k2}
[all …]
Dgfni-encoding.s25 gf2p8affineinvqb $7, 268435456(%rcx,%r14,8), %xmm1
29 gf2p8affineinvqb $7, -536870912(%rcx,%r14,8), %xmm1
33 gf2p8affineinvqb $7, -536870910(%rcx,%r14,8), %xmm1
49 gf2p8affineqb $7, 268435456(%rcx,%r14,8), %xmm1
53 gf2p8affineqb $7, -536870912(%rcx,%r14,8), %xmm1
57 gf2p8affineqb $7, -536870910(%rcx,%r14,8), %xmm1
77 gf2p8mulb 268435456(%rcx,%r14,8), %xmm1
81 gf2p8mulb -536870912(%rcx,%r14,8), %xmm1
85 gf2p8mulb -536870910(%rcx,%r14,8), %xmm1
109 vgf2p8affineinvqb $7, 268435456(%rcx,%r14,8), %xmm10, %xmm1
[all …]
Davx512vl_vaes-encoding.s33 vaesenc 268435456(%rcx,%r14,8), %xmm2, %xmm21
37 vaesenc -536870912(%rcx,%r14,8), %xmm2, %xmm21
41 vaesenc -536870910(%rcx,%r14,8), %xmm2, %xmm21
57 vaesenclast 268435456(%rcx,%r14,8), %xmm2, %xmm21
61 vaesenclast -536870912(%rcx,%r14,8), %xmm2, %xmm21
65 vaesenclast -536870910(%rcx,%r14,8), %xmm2, %xmm21
81 vaesdec 268435456(%rcx,%r14,8), %xmm2, %xmm21
85 vaesdec -536870912(%rcx,%r14,8), %xmm2, %xmm21
89 vaesdec -536870910(%rcx,%r14,8), %xmm2, %xmm21
105 vaesdeclast 268435456(%rcx,%r14,8), %xmm2, %xmm21
[all …]
Dintel-syntax-x86-64-avx512f_vl.s21 vcmppd k3,xmm27,XMMWORD PTR [rax+r14*8+0x123],0x7b
77 vcmppd k4,ymm17,YMMWORD PTR [rax+r14*8+0x123],0x7b
133 vcmpps k4,xmm29,XMMWORD PTR [rax+r14*8+0x123],0x7b
189 vcmpps k4,ymm19,YMMWORD PTR [rax+r14*8+0x123],0x7b
229 vgatherdpd xmm17 {k1}, xmmword ptr [r14 + 8*xmm31 + 123]
241 vgatherdpd ymm23 {k1}, ymmword ptr [r14 + 8*xmm31 + 123]
253 vgatherdpd xmm23 {k1}, xmmword ptr [r14 + 8*xmm31 - 123]
265 vgatherdpd ymm18 {k1}, ymmword ptr [r14 + 8*xmm31 - 123]
277 vgatherdps xmm18 {k1}, xmmword ptr [r14 + 8*xmm31 + 123]
289 vgatherdps ymm27 {k1}, ymmword ptr [r14 + 8*ymm31 + 123]
[all …]
Davx512bitalg-encoding.s33 vpopcntb 268435456(%rcx,%r14,8), %zmm1
37 vpopcntb -536870912(%rcx,%r14,8), %zmm1
41 vpopcntb -536870910(%rcx,%r14,8), %zmm1
57 vpopcntw 268435456(%rcx,%r14,8), %zmm1
61 vpopcntw -536870912(%rcx,%r14,8), %zmm1
65 vpopcntw -536870910(%rcx,%r14,8), %zmm1
81 vpopcntb 268435456(%rcx,%r14,8), %zmm21 {%k2}
85 vpopcntb -536870912(%rcx,%r14,8), %zmm21 {%k2}
89 vpopcntb -536870910(%rcx,%r14,8), %zmm21 {%k2}
105 vpopcntw 268435456(%rcx,%r14,8), %zmm21 {%k2}
[all …]
/external/boringssl/linux-x86_64/crypto/fipsmodule/
Dsha512-x86_64.S43 pushq %r14
44 .cfi_offset %r14,-48
75 movq %rax,%r14
81 rorq $5,%r14
85 xorq %rax,%r14
92 rorq $6,%r14
98 xorq %rax,%r14
105 rorq $28,%r14
113 addq %r14,%r11
116 movq %r11,%r14
[all …]
/external/boringssl/mac-x86_64/crypto/fipsmodule/
Dsha512-x86_64.S42 pushq %r14
74 movq %rax,%r14
80 rorq $5,%r14
84 xorq %rax,%r14
91 rorq $6,%r14
97 xorq %rax,%r14
104 rorq $28,%r14
112 addq %r14,%r11
115 movq %r11,%r14
121 rorq $5,%r14
[all …]
/external/boringssl/win-x86_64/crypto/fipsmodule/
Dsha512-x86_64.asm49 push r14
81 mov r14,rax
87 ror r14,5
91 xor r14,rax
98 ror r14,6
104 xor r14,rax
111 ror r14,28
119 add r11,r14
122 mov r14,r11
128 ror r14,5
[all …]
/external/llvm/test/MC/PowerPC/
Dppc64-encoding-spe.s8 evlddx %r14, %r21, %r28
11 evldwx %r14, %r21, %r28
14 evldhx %r14, %r21, %r28
17 evlhhesplatx %r14, %r21, %r28
20 evlhhousplatx %r14, %r21, %r28
23 evlhhossplatx %r14, %r21, %r28
26 evlwhex %r14, %r21, %r28
29 evlwhoux %r14, %r21, %r28
32 evlwhosx %r14, %r21, %r28
35 evlwwsplatx %r14, %r21, %r28
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/
Dppc64-encoding-spe.s8 evlddx %r14, %r21, %r28
11 evldwx %r14, %r21, %r28
14 evldhx %r14, %r21, %r28
17 evlhhesplatx %r14, %r21, %r28
20 evlhhousplatx %r14, %r21, %r28
23 evlhhossplatx %r14, %r21, %r28
26 evlwhex %r14, %r21, %r28
29 evlwhoux %r14, %r21, %r28
32 evlwhosx %r14, %r21, %r28
35 evlwwsplatx %r14, %r21, %r28
[all …]
/external/tremolo/Tremolo/
DmdctARM.s56 STMFD r13!,{r4-r7,r14}
70 MOV r14,r12,ASR #15
71 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
72 EORNE r12,r4, r14,ASR #31
75 MOV r14,r7, ASR #15
76 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
77 EORNE r7, r4, r14,ASR #31
80 MOV r14,r6, ASR #15
81 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
82 EORNE r6, r4, r14,ASR #31
[all …]
DbitwiseARM.s45 STMFD r13!,{r10,r11,r14}
54 RSB r14,r12,#32 @ r14= 32-bitsLeftInWord
57 MOV r10,r10,LSR r14 @ r10= ptr[0]>>(32-bitsLeftInWord)
59 RSB r14,r14,#32 @ r14= 32-bitsLeftInWord
60 ORRLT r10,r10,r11,LSL r14 @ r10= Next 32 bits.
61 MOV r14,#1
62 RSB r14,r14,r14,LSL r1
63 AND r0,r10,r14
72 RSB r14,r12,#32 @ r14= 32-bitsLeftInWord
81 MOV r10,r10,LSR r14 @ r10= first bitsLeftInWord bits
[all …]
DmdctLARM.s54 STMFD r13!,{r4-r7,r14}
68 MOV r14,r12,ASR #15
69 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
70 EORNE r12,r4, r14,ASR #31
73 MOV r14,r7, ASR #15
74 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
75 EORNE r7, r4, r14,ASR #31
78 MOV r14,r6, ASR #15
79 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
80 EORNE r6, r4, r14,ASR #31
[all …]
/external/llvm/test/MC/X86/
Dintel-syntax-x86-64-avx512f_vl.s21 vcmppd k3,xmm27,XMMWORD PTR [rax+r14*8+0x123],0x7b
77 vcmppd k4,ymm17,YMMWORD PTR [rax+r14*8+0x123],0x7b
133 vcmpps k4,xmm29,XMMWORD PTR [rax+r14*8+0x123],0x7b
189 vcmpps k4,ymm19,YMMWORD PTR [rax+r14*8+0x123],0x7b
229 vgatherdpd xmm17 {k1}, xmmword ptr [r14 + 8*xmm31 + 123]
241 vgatherdpd ymm23 {k1}, ymmword ptr [r14 + 8*xmm31 + 123]
253 vgatherdpd xmm23 {k1}, xmmword ptr [r14 + 8*xmm31 - 123]
265 vgatherdpd ymm18 {k1}, ymmword ptr [r14 + 8*xmm31 - 123]
277 vgatherdps xmm18 {k1}, xmmword ptr [r14 + 8*xmm31 + 123]
289 vgatherdps ymm27 {k1}, ymmword ptr [r14 + 8*ymm31 + 123]
[all …]
/external/libxaac/decoder/armv7/
Dixheaacd_decorr_filter2.s29 STMFD r13!, {r4-r12, r14}
38 LDR r14, [r13, #48]
77 STR r14, [r13, #-4]!
142 LDR r14, [r1], #4
160 QADD r14, r14, r8
172 MOV r14, r14, asr #16
178 STRH r14, [r0], #2
185 SMULTT r14, r10, r9
191 QSUB r9, r9, r14
193 SMULBB r14, r10, r8
[all …]
Dixheaacd_aac_ld_dec_rearrange.s6 STMFD r13!, {r4 - r12, r14}
28 LDMIA r4, {r12, r14} @ r12 = inp[idx] and r14 = inp[idx+1]
29 STMIA r1!, {r12, r14} @ *buf1++ = inp[idx] and *buf1++ = inp[idx+1]
30 LDMIA r5, {r12, r14} @ r12 = inp[idx] and r14 = inp[idx+1]
31 STMIA r1!, {r12, r14} @ *buf1++ = inp[idx] and *buf1++ = inp[idx+1]
32 LDMIA r6, {r12, r14} @ r12 = inp[idx] and r14 = inp[idx+1]
33 STMIA r1!, {r12, r14} @ *buf1++ = inp[idx] and *buf1++ = inp[idx+1]
34 LDMIA r7, {r12, r14} @ r12 = inp[idx] and r14 = inp[idx+1]
35 STMIA r1!, {r12, r14} @ *buf1++ = inp[idx] and *buf1++ = inp[idx+1]
36 LDMIA r8, {r12, r14} @ r12 = inp[idx] and r14 = inp[idx+1]
[all …]
/external/vixl/test/aarch32/
Dtest-assembler-rd-rn-rm-a32.cc104 {{r3, r14, r11}, false, al, "r3 r14 r11", "r3_r14_r11"},
112 {{r13, r14, r13}, false, al, "r13 r14 r13", "r13_r14_r13"},
114 {{r10, r14, r3}, false, al, "r10 r14 r3", "r10_r14_r3"},
118 {{r14, r14, r13}, false, al, "r14 r14 r13", "r14_r14_r13"},
120 {{r0, r14, r1}, false, al, "r0 r14 r1", "r0_r14_r1"},
125 {{r14, r10, r13}, false, al, "r14 r10 r13", "r14_r10_r13"},
131 {{r14, r5, r3}, false, al, "r14 r5 r3", "r14_r5_r3"},
133 {{r14, r9, r9}, false, al, "r14 r9 r9", "r14_r9_r9"},
136 {{r13, r14, r14}, false, al, "r13 r14 r14", "r13_r14_r14"},
138 {{r8, r14, r5}, false, al, "r8 r14 r5", "r8_r14_r5"},
[all …]
Dtest-assembler-rd-rn-rm-t32.cc104 {{r3, r14, r11}, false, al, "r3 r14 r11", "r3_r14_r11"},
112 {{r13, r14, r13}, false, al, "r13 r14 r13", "r13_r14_r13"},
114 {{r10, r14, r3}, false, al, "r10 r14 r3", "r10_r14_r3"},
118 {{r14, r14, r13}, false, al, "r14 r14 r13", "r14_r14_r13"},
120 {{r0, r14, r1}, false, al, "r0 r14 r1", "r0_r14_r1"},
125 {{r14, r10, r13}, false, al, "r14 r10 r13", "r14_r10_r13"},
131 {{r14, r5, r3}, false, al, "r14 r5 r3", "r14_r5_r3"},
133 {{r14, r9, r9}, false, al, "r14 r9 r9", "r14_r9_r9"},
136 {{r13, r14, r14}, false, al, "r13 r14 r14", "r13_r14_r14"},
138 {{r8, r14, r5}, false, al, "r8 r14 r5", "r8_r14_r5"},
[all …]
Dtest-assembler-cond-rd-rn-operand-rm-rd-is-rn-in-it-block-t32.cc108 {{gt, r14, r14, r11}, true, gt, "gt r14 r14 r11", "gt_r14_r14_r11"},
114 {{ls, r14, r14, r11}, true, ls, "ls r14 r14 r11", "ls_r14_r14_r11"},
120 {{ge, r14, r14, r4}, true, ge, "ge r14 r14 r4", "ge_r14_r14_r4"},
123 {{lt, r13, r13, r14}, true, lt, "lt r13 r13 r14", "lt_r13_r13_r14"},
137 {{ls, r10, r10, r14}, true, ls, "ls r10 r10 r14", "ls_r10_r10_r14"},
140 {{eq, r4, r4, r14}, true, eq, "eq r4 r4 r14", "eq_r4_r4_r14"},
143 {{vc, r6, r6, r14}, true, vc, "vc r6 r6 r14", "vc_r6_r6_r14"},
146 {{cs, r8, r8, r14}, true, cs, "cs r8 r8 r14", "cs_r8_r8_r14"},
154 {{gt, r14, r14, r9}, true, gt, "gt r14 r14 r9", "gt_r14_r14_r9"},
157 {{pl, r14, r14, r10}, true, pl, "pl r14 r14 r10", "pl_r14_r14_r10"},
[all …]
Dtest-assembler-cond-rd-rn-operand-rm-shift-rs-a32.cc166 {{le, r12, r8, r14, ROR, r1},
171 {{cc, r7, r1, r14, LSL, r0},
181 {{al, r5, r8, r9, ASR, r14},
216 {{al, r13, r14, r10, LSR, r4},
226 {{ne, r14, r6, r12, ROR, r0},
231 {{ls, r13, r14, r14, ASR, r13},
256 {{ge, r14, r1, r2, LSL, r1},
296 {{mi, r14, r8, r10, ROR, r10},
316 {{lt, r14, r0, r0, LSR, r11},
321 {{eq, r11, r10, r4, LSL, r14},
[all …]

12345678910>>...66