Searched refs:sdlr (Results 1 – 2 of 2) sorted by relevance
138 u32 sdlr; /* 0x3c output enable bit delay registers */ member
48 writel(0x6 << 24, &mctl_ctl->dx[i].sdlr); in mctl_set_bit_delays()