Home
last modified time | relevance | path

Searched refs:smlaldx (Results 1 – 25 of 26) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dacle-intrinsics.ll361 define i64 @smlaldx(i32 %a, i32 %b, i64 %c) nounwind {
362 ; CHECK-LABEL: smlaldx
363 ; CHECK: smlaldx r2, r3, r0, r1
364 %tmp = call i64 @llvm.arm.smlaldx(i32 %a, i32 %b, i64 %c)
473 declare i64 @llvm.arm.smlaldx(i32, i32, i64) nounwind
/external/capstone/suite/MC/ARM/
Dbasic-arm-instructions.s.cs666 0x35,0x28,0x43,0xe7 = smlaldx r2, r3, r5, r8
Dbasic-thumb2-instructions.s.cs740 0xc5,0xfb,0xd8,0x23 = smlaldx r2, r3, r5, r8
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s1663 smlaldx r2, r3, r5, r8
1668 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
Dbasic-thumb2-instructions.s1905 smlaldx r2, r3, r5, r8
1911 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
/external/vixl/src/aarch32/
Dassembler-aarch32.h3099 void smlaldx(
3101 void smlaldx(Register rdlo, Register rdhi, Register rn, Register rm) { in smlaldx() function
3102 smlaldx(al, rdlo, rdhi, rn, rm); in smlaldx()
Ddisasm-aarch32.h1109 void smlaldx(
Ddisasm-aarch32.cc2616 void Disassembler::smlaldx( in smlaldx() function in vixl::aarch32::Disassembler
22498 smlaldx(CurrentCond(), in DecodeT32()
64232 smlaldx(condition, in DecodeA32()
Dassembler-aarch32.cc10027 void Assembler::smlaldx( in smlaldx() function in vixl::aarch32::Assembler
10051 Delegate(kSmlaldx, &Assembler::smlaldx, cond, rdlo, rdhi, rn, rm); in smlaldx()
Dmacro-assembler-aarch32.h3658 smlaldx(cond, rdlo, rdhi, rn, rm); in Smlaldx()
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dbasic-thumb2-instructions.s2388 smlaldx r2, r3, r5, r8
2394 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
Dbasic-arm-instructions.s2438 smlaldx r2, r3, r5, r8
2443 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
/external/llvm/test/MC/ARM/
Dbasic-arm-instructions.s2436 smlaldx r2, r3, r5, r8
2441 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
Dbasic-thumb2-instructions.s2340 smlaldx r2, r3, r5, r8
2346 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1492 # CHECK: smlaldx r2, r3, r5, r8
Dthumb2.txt1684 # CHECK: smlaldx r2, r3, r5, r8
/external/llvm/test/MC/Disassembler/ARM/
Dthumb2.txt1823 # CHECK: smlaldx r2, r3, r5, r8
Dbasic-arm-instructions.txt1644 # CHECK: smlaldx r2, r3, r5, r8
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1644 # CHECK: smlaldx r2, r3, r5, r8
Dthumb2.txt1823 # CHECK: smlaldx r2, r3, r5, r8
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrThumb2.td2669 (ins rGPR:$Rn,rGPR:$Rm), IIC_iMAC64, "smlaldx",
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMInstrThumb2.td2870 def t2SMLALDX : T2DualHalfMulAddLong<0b100, 0b1101, "smlaldx">;
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td2897 (ins rGPR:$Rn,rGPR:$Rm), IIC_iMAC64, "smlaldx",
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenAsmMatcher.inc7755 "bt\006smlald\007smlaldx\007smlaltb\007smlaltt\006smlatb\006smlatt\006sm"
8691 …{ 1037 /* smlaldx */, ARM::t2SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1_…
8692 …{ 1037 /* smlaldx */, ARM::SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__C…
/external/swiftshader/third_party/llvm-7.0/configs/common/include/llvm/IR/
DIntrinsicEnums.inc1176 arm_smlaldx, // llvm.arm.smlaldx

12