/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/ |
D | acle-intrinsics.ll | 361 define i64 @smlaldx(i32 %a, i32 %b, i64 %c) nounwind { 362 ; CHECK-LABEL: smlaldx 363 ; CHECK: smlaldx r2, r3, r0, r1 364 %tmp = call i64 @llvm.arm.smlaldx(i32 %a, i32 %b, i64 %c) 473 declare i64 @llvm.arm.smlaldx(i32, i32, i64) nounwind
|
/external/capstone/suite/MC/ARM/ |
D | basic-arm-instructions.s.cs | 666 0x35,0x28,0x43,0xe7 = smlaldx r2, r3, r5, r8
|
D | basic-thumb2-instructions.s.cs | 740 0xc5,0xfb,0xd8,0x23 = smlaldx r2, r3, r5, r8
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | basic-arm-instructions.s | 1663 smlaldx r2, r3, r5, r8 1668 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
|
D | basic-thumb2-instructions.s | 1905 smlaldx r2, r3, r5, r8 1911 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 3099 void smlaldx( 3101 void smlaldx(Register rdlo, Register rdhi, Register rn, Register rm) { in smlaldx() function 3102 smlaldx(al, rdlo, rdhi, rn, rm); in smlaldx()
|
D | disasm-aarch32.h | 1109 void smlaldx(
|
D | disasm-aarch32.cc | 2616 void Disassembler::smlaldx( in smlaldx() function in vixl::aarch32::Disassembler 22498 smlaldx(CurrentCond(), in DecodeT32() 64232 smlaldx(condition, in DecodeA32()
|
D | assembler-aarch32.cc | 10027 void Assembler::smlaldx( in smlaldx() function in vixl::aarch32::Assembler 10051 Delegate(kSmlaldx, &Assembler::smlaldx, cond, rdlo, rdhi, rn, rm); in smlaldx()
|
D | macro-assembler-aarch32.h | 3658 smlaldx(cond, rdlo, rdhi, rn, rm); in Smlaldx()
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/ |
D | basic-thumb2-instructions.s | 2388 smlaldx r2, r3, r5, r8 2394 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
|
D | basic-arm-instructions.s | 2438 smlaldx r2, r3, r5, r8 2443 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
|
/external/llvm/test/MC/ARM/ |
D | basic-arm-instructions.s | 2436 smlaldx r2, r3, r5, r8 2441 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0x35,0x28,0x43,0xe7]
|
D | basic-thumb2-instructions.s | 2340 smlaldx r2, r3, r5, r8 2346 @ CHECK: smlaldx r2, r3, r5, r8 @ encoding: [0xc5,0xfb,0xd8,0x23]
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | basic-arm-instructions.txt | 1492 # CHECK: smlaldx r2, r3, r5, r8
|
D | thumb2.txt | 1684 # CHECK: smlaldx r2, r3, r5, r8
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | thumb2.txt | 1823 # CHECK: smlaldx r2, r3, r5, r8
|
D | basic-arm-instructions.txt | 1644 # CHECK: smlaldx r2, r3, r5, r8
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/ |
D | basic-arm-instructions.txt | 1644 # CHECK: smlaldx r2, r3, r5, r8
|
D | thumb2.txt | 1823 # CHECK: smlaldx r2, r3, r5, r8
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2669 (ins rGPR:$Rn,rGPR:$Rm), IIC_iMAC64, "smlaldx",
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2870 def t2SMLALDX : T2DualHalfMulAddLong<0b100, 0b1101, "smlaldx">;
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2897 (ins rGPR:$Rn,rGPR:$Rm), IIC_iMAC64, "smlaldx",
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/ |
D | ARMGenAsmMatcher.inc | 7755 "bt\006smlald\007smlaldx\007smlaltb\007smlaltt\006smlatb\006smlatt\006sm" 8691 …{ 1037 /* smlaldx */, ARM::t2SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1_… 8692 …{ 1037 /* smlaldx */, ARM::SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__C…
|
/external/swiftshader/third_party/llvm-7.0/configs/common/include/llvm/IR/ |
D | IntrinsicEnums.inc | 1176 arm_smlaldx, // llvm.arm.smlaldx
|