Home
last modified time | relevance | path

Searched refs:src_mask (Results 1 – 19 of 19) sorted by relevance

/external/iptables/extensions/
Dlibxt_HMARK.c81 .flags = XTOPT_PUT, XTOPT_POINTER(hi, src_mask)
150 memset(&info->src_mask, 0xff, sizeof(info->src_mask)); in hmark_parse()
325 xtables_ip6mask_to_numeric(&info->src_mask.in6) + 1); in HMARK_ip6_print()
346 xtables_ipmask_to_cidr(&info->src_mask.in)); in HMARK_ip4_print()
391 ret = xtables_ip6mask_to_cidr(&info->src_mask.in6); in HMARK_ip6_save()
408 ret = xtables_ipmask_to_cidr(&info->src_mask.in); in HMARK_ip4_save()
Dlibxt_devgroup.c80 info->src_mask = mask; in devgroup_parse()
120 print_devgroup(info->src_group, info->src_mask, numeric); in devgroup_show()
186 info->src_mask, xl, numeric); in devgroup_show_xlate()
/external/tcpdump/
Dprint-cnfp.c117 uint8_t src_mask; /* source address mask bits */ member
151 uint8_t src_mask; /* source address mask bits */ member
296 snprintf(buf, sizeof(buf), "/%u", nr->src_mask); in cnfp_v5_print()
392 snprintf(buf, sizeof(buf), "/%u", nr->src_mask); in cnfp_v6_print()
/external/libunwind/src/ia64/
DGrbs.c203 unw_word_t n, src_mask, dst_mask, bsp, *dst, src_rnat, dst_rnat = 0; in rbs_cover_and_flush() local
289 src_mask = ((unw_word_t) 1) << rse_slot_num (bsp); in rbs_cover_and_flush()
292 if (src_rnat & src_mask) in rbs_cover_and_flush()
/external/vulkan-validation-layers/tests/
Dvkrenderframework.cpp875 VkFlags src_mask, dst_mask; in SetLayout() local
890 src_mask = VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT; in SetLayout()
892 src_mask = VK_ACCESS_TRANSFER_WRITE_BIT; in SetLayout()
898 src_mask = VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT; in SetLayout()
900 src_mask = VK_ACCESS_INPUT_ATTACHMENT_READ_BIT; in SetLayout()
902 src_mask = VK_ACCESS_TRANSFER_WRITE_BIT; in SetLayout()
908 src_mask = VK_ACCESS_TRANSFER_WRITE_BIT; in SetLayout()
910 src_mask = VK_ACCESS_INPUT_ATTACHMENT_READ_BIT; in SetLayout()
916 src_mask = VK_ACCESS_TRANSFER_READ_BIT; in SetLayout()
918 src_mask = 0; in SetLayout()
[all …]
/external/mesa3d/src/mesa/program/
Dprog_optimize.c121 get_dst_mask_for_mov(const struct prog_instruction *mov, GLuint src_mask) in get_dst_mask_for_mov() argument
134 if ((src_mask & (1 << src_comp)) == 0) in get_dst_mask_for_mov()
487 GLuint dst_mask, src_mask; in _mesa_remove_extra_move_use() local
495 src_mask = get_src_arg_mask(mov, 0, NO_MASK); in _mesa_remove_extra_move_use()
544 src_mask = get_src_arg_mask(mov, 0, dst_mask); in _mesa_remove_extra_move_use()
551 src_mask &= ~inst2->DstReg.WriteMask; in _mesa_remove_extra_move_use()
552 dst_mask &= get_dst_mask_for_mov(mov, src_mask); in _mesa_remove_extra_move_use()
/external/kernel-headers/original/uapi/linux/netfilter/
Dxt_devgroup.h17 __u32 src_mask; member
Dxt_HMARK.h41 union nf_inet_addr src_mask; member
/external/iptables/include/linux/netfilter/
Dxt_devgroup.h16 __u32 src_mask; member
Dxt_HMARK.h39 union nf_inet_addr src_mask; member
/external/mesa3d/src/gallium/auxiliary/util/
Du_surface.c598 uint64_t src_mask; in util_clear_depth_stencil_texture() local
601 src_mask = 0x00000000ffffffffull; in util_clear_depth_stencil_texture()
603 src_mask = 0x000000ff00000000ull; in util_clear_depth_stencil_texture()
608 uint64_t tmp = *row & ~src_mask; in util_clear_depth_stencil_texture()
609 *row++ = tmp | (zstencil & src_mask); in util_clear_depth_stencil_texture()
/external/mesa3d/src/gallium/drivers/llvmpipe/
Dlp_state_fs.c1737 LLVMValueRef src_mask[4 * 4]; in generate_unswizzled_blend() local
1924 src_mask[i*2 + 0] = lp_build_extract_range(gallivm, fs_mask[i], in generate_unswizzled_blend()
1926 src_mask[i*2 + 1] = lp_build_extract_range(gallivm, fs_mask[i], in generate_unswizzled_blend()
1933 src_mask[i] = fs_mask[i]; in generate_unswizzled_blend()
2135 lp_bld_quad_twiddle(gallivm, mask_type, &src_mask[0], block_height, &src_mask[0]); in generate_unswizzled_blend()
2138 lp_build_concat_n(gallivm, mask_type, src_mask, 4, src_mask, src_count); in generate_unswizzled_blend()
2144 src_mask[idx] = lp_build_extract_range(gallivm, src_mask[(idx * pixels) / 4], in generate_unswizzled_blend()
2166 src_mask[i] = LLVMBuildIntCast(builder, src_mask[i], in generate_unswizzled_blend()
2173 src_mask[i] = LLVMBuildBitCast(builder, src_mask[i], in generate_unswizzled_blend()
2175 src_mask[i] = lp_build_pad_vector(gallivm, src_mask[i], row_type.length); in generate_unswizzled_blend()
[all …]
/external/mesa3d/src/intel/vulkan/
Danv_blorp.c268 VkImageAspectFlags src_mask = pRegions[r].srcSubresource.aspectMask, in anv_CmdCopyImage() local
271 assert(anv_image_aspects_compatible(src_mask, dst_mask)); in anv_CmdCopyImage()
273 if (_mesa_bitcount(src_mask) > 1) { in anv_CmdCopyImage()
275 anv_foreach_image_aspect_bit(aspect_bit, src_image, src_mask) { in anv_CmdCopyImage()
296 get_blorp_surf_for_anv_image(cmd_buffer->device, src_image, src_mask, in anv_CmdCopyImage()
1409 VkImageAspectFlags src_mask = pRegions[r].srcSubresource.aspectMask, in anv_CmdResolveImage() local
1412 assert(anv_image_aspects_compatible(src_mask, dst_mask)); in anv_CmdResolveImage()
/external/u-boot/arch/arm/mach-exynos/
Dclock.c22 int32_t src_mask; member
433 src = (src >> bit_info->src_bit) & bit_info->src_mask; in exynos5_get_periph_rate()
524 src = (src >> bit_info->src_bit) & bit_info->src_mask; in exynos542x_get_periph_rate()
/external/syzkaller/sys/linux/
Dnetfilter_targets.txt226 src_mask nf_inet_addr
Dnetfilter.txt687 src_mask int32
/external/mesa3d/src/gallium/drivers/nouveau/nvc0/
Dnvc0_query_hw_sm.c600 uint32_t src_mask; /* mask for signal selection (only for NVC0:NVE4) */ member
2445 mask_sel &= cfg->ctr[i].src_mask; in nvc0_hw_sm_begin_query()
/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_lowering.c113 const struct tgsi_full_src_register *src, unsigned src_mask) in aliases() argument
121 if (src_mask & (1 << i)) in aliases()
/external/mesa3d/src/intel/blorp/
Dblorp_blit.c287 uint32_t src_mask, int src_left_shift) in nir_mask_shift_or() argument
289 nir_ssa_def *masked = nir_iand(b, src, nir_imm_int(b, src_mask)); in nir_mask_shift_or()