/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/ |
D | acle-intrinsics.ll | 333 define i32 @usub16(i32 %a, i32 %b) nounwind { 334 ; CHECK-LABEL: usub16 335 ; CHECK: usub16 r0, r0, r1 336 %tmp = call i32 @llvm.arm.usub16(i32 %a, i32 %b) 469 declare i32 @llvm.arm.usub16(i32, i32) nounwind
|
D | arm-cgp-icmps.ll | 173 ; CHECK-DSP-IMM-NEXT: usub16 r1, r1, r0 176 ; CHECK-DSP-IMM-NEXT: usub16 r0, r0, r1
|
/external/vixl/test/aarch32/ |
D | test-assembler-cond-rd-rn-rm-a32.cc | 104 M(usub16) \
|
D | test-assembler-cond-rd-rn-rm-t32.cc | 103 M(usub16) \
|
/external/capstone/suite/MC/ARM/ |
D | basic-arm-instructions.s.cs | 952 0x77,0x4f,0x52,0xe6 = usub16 r4, r2, r7
|
D | basic-thumb2-instructions.s.cs | 1151 0xd2,0xfa,0x47,0xf4 = usub16 r4, r2, r7
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | basic-arm-instructions.s | 2505 usub16 r4, r2, r7 2510 @ CHECK: usub16 r4, r2, r7 @ encoding: [0x77,0x4f,0x52,0xe6]
|
D | basic-thumb2-instructions.s | 3062 usub16 r4, r2, r7 3068 @ CHECK: usub16 r4, r2, r7 @ encoding: [0xd2,0xfa,0x47,0xf4]
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 3734 void usub16(Condition cond, Register rd, Register rn, Register rm); 3735 void usub16(Register rd, Register rn, Register rm) { usub16(al, rd, rn, rm); } in usub16() function
|
D | disasm-aarch32.h | 1423 void usub16(Condition cond, Register rd, Register rn, Register rm);
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/ |
D | basic-thumb2-instructions.s | 3615 usub16 r4, r2, r7 3621 @ CHECK: usub16 r4, r2, r7 @ encoding: [0xd2,0xfa,0x47,0xf4]
|
D | basic-arm-instructions.s | 3425 usub16 r4, r2, r7 3430 @ CHECK: usub16 r4, r2, r7 @ encoding: [0x77,0x4f,0x52,0xe6]
|
/external/llvm/test/MC/ARM/ |
D | basic-arm-instructions.s | 3423 usub16 r4, r2, r7 3428 @ CHECK: usub16 r4, r2, r7 @ encoding: [0x77,0x4f,0x52,0xe6]
|
D | basic-thumb2-instructions.s | 3559 usub16 r4, r2, r7 3565 @ CHECK: usub16 r4, r2, r7 @ encoding: [0xd2,0xfa,0x47,0xf4]
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | basic-arm-instructions.txt | 2243 # CHECK: usub16 r4, r2, r7
|
D | thumb2.txt | 2409 # CHECK: usub16 r4, r2, r7
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | thumb2.txt | 2560 # CHECK: usub16 r4, r2, r7
|
D | basic-arm-instructions.txt | 2416 # CHECK: usub16 r4, r2, r7
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/ |
D | basic-arm-instructions.txt | 2416 # CHECK: usub16 r4, r2, r7
|
D | thumb2.txt | 2560 # CHECK: usub16 r4, r2, r7
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 1965 def t2USUB16 : T2I_pam<0b101, 0b0100, "usub16">;
|
D | ARMInstrInfo.td | 3198 def USUB16 : AAI<0b01100101, 0b11110111, "usub16">;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2238 def t2USUB16 : T2I_pam_intrinsics<0b101, 0b0100, "usub16", int_arm_usub16>;
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 2170 def t2USUB16 : T2I_pam<0b101, 0b0100, "usub16">;
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/ |
D | ARMGenAsmMatcher.inc | 7769 "usax\006usub16\005usub8\005uxtab\007uxtab16\005uxtah\004uxtb\006uxtb16\004" 9085 …{ 1699 /* usub16 */, ARM::t2USUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, Feature_IsThumb2… 9086 …{ 1699 /* usub16 */, ARM::USUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, Feature_IsARM, { M…
|