/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/ |
D | neon-cmp-encoding.s | 181 vaclt.f32 q9, q11, q12 182 vaclt.f32 d9, d11, d12 183 vaclt.f32 q11, q12 184 vaclt.f32 d11, d12
|
D | fullfp16-neon-neg.s | 121 vaclt.f16 d0, d1, d2 122 vaclt.f16 q0, q1, q2
|
D | fullfp16-neon.s | 165 vaclt.f16 d0, d1, d2 166 vaclt.f16 q0, q1, q2
|
/external/llvm/test/MC/ARM/ |
D | neon-cmp-encoding.s | 181 vaclt.f32 q9, q11, q12 182 vaclt.f32 d9, d11, d12 183 vaclt.f32 q11, q12 184 vaclt.f32 d11, d12
|
D | fullfp16-neon-neg.s | 121 vaclt.f16 d0, d1, d2 122 vaclt.f16 q0, q1, q2
|
D | fullfp16-neon.s | 165 vaclt.f16 d0, d1, d2 166 vaclt.f16 q0, q1, q2
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 3870 void vaclt( 3872 void vaclt(DataType dt, DRegister rd, DRegister rn, DRegister rm) { in vaclt() function 3873 vaclt(al, dt, rd, rn, rm); in vaclt() 3876 void vaclt( 3878 void vaclt(DataType dt, QRegister rd, QRegister rn, QRegister rm) { in vaclt() function 3879 vaclt(al, dt, rd, rn, rm); in vaclt()
|
D | disasm-aarch32.h | 1490 void vaclt( 1493 void vaclt(
|
D | assembler-aarch32.cc | 14351 void Assembler::vaclt( in vaclt() function in vixl::aarch32::Assembler 14375 Delegate(kVaclt, &Assembler::vaclt, cond, dt, rd, rn, rm); in vaclt() 14378 void Assembler::vaclt( in vaclt() function in vixl::aarch32::Assembler 14402 Delegate(kVaclt, &Assembler::vaclt, cond, dt, rd, rn, rm); in vaclt()
|
D | macro-assembler-aarch32.h | 5506 vaclt(cond, dt, rd, rn, rm); in Vaclt() 5521 vaclt(cond, dt, rd, rn, rm); in Vaclt()
|
D | disasm-aarch32.cc | 3867 void Disassembler::vaclt( in vaclt() function in vixl::aarch32::Disassembler 3878 void Disassembler::vaclt( in vaclt() function in vixl::aarch32::Disassembler
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrNEON.td | 4801 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vn, $Vm", 4803 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vn, $Vm", 4810 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vn, $Vm", 4812 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vn, $Vm", 4820 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vm", 4822 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vm", 4829 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vm", 4831 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vm",
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMInstrNEON.td | 5075 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vn, $Vm", 5077 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vn, $Vm", 5084 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vn, $Vm", 5086 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vn, $Vm", 5094 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vm", 5096 def: NEONInstAlias<"vaclt${p}.f32 $Vd, $Vm", 5103 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vm", 5105 def: NEONInstAlias<"vaclt${p}.f16 $Vd, $Vm",
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/ |
D | ARMGenAsmMatcher.inc | 7771 "le\005vaclt\004vadd\006vaddhn\005vaddl\005vaddw\004vand\004vbic\004vbif" 9213 …{ 1794 /* vaclt */, ARM::VACGTfq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, Feature_HasNEON, {… 9214 …{ 1794 /* vaclt */, ARM::VACGTfd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, Feature_HasNEON, {… 9215 …{ 1794 /* vaclt */, ARM::VACGThq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, Feature_HasNEON|Fe… 9216 …{ 1794 /* vaclt */, ARM::VACGThd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, Feature_HasNEON|Fe… 9217 …{ 1794 /* vaclt */, ARM::VACGTfq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, Feature_HasNEON, {… 9218 …{ 1794 /* vaclt */, ARM::VACGTfd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, Feature_HasNEON, {… 9219 …{ 1794 /* vaclt */, ARM::VACGThq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, Feature_HasNEON|Fe… 9220 …{ 1794 /* vaclt */, ARM::VACGThd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, Feature_HasNEON|Fe…
|
/external/capstone/arch/ARM/ |
D | ARMGenAsmWriter.inc | 9388 AsmString = "vaclt$\xFF\x04\x01}.f32 $\x01, $\x03, $\x02"; 9399 AsmString = "vaclt$\xFF\x04\x01}.f32 $\x01, $\x02"; 9412 AsmString = "vaclt$\xFF\x04\x01}.f32 $\x01, $\x03, $\x02"; 9423 AsmString = "vaclt$\xFF\x04\x01}.f32 $\x01, $\x02";
|