Home
last modified time | relevance | path

Searched refs:vcge (Results 1 – 25 of 58) sorted by relevance

123

/external/capstone/suite/MC/ARM/
Dneon-cmp-encoding.s.cs10 0xb1,0x03,0x40,0xf2 = vcge.s8 d16, d16, d17
11 0xb1,0x03,0x50,0xf2 = vcge.s16 d16, d16, d17
12 0xb1,0x03,0x60,0xf2 = vcge.s32 d16, d16, d17
13 0xb1,0x03,0x40,0xf3 = vcge.u8 d16, d16, d17
14 0xb1,0x03,0x50,0xf3 = vcge.u16 d16, d16, d17
15 0xb1,0x03,0x60,0xf3 = vcge.u32 d16, d16, d17
16 0xa1,0x0e,0x40,0xf3 = vcge.f32 d16, d16, d17
17 0xf2,0x03,0x40,0xf2 = vcge.s8 q8, q8, q9
18 0xf2,0x03,0x50,0xf2 = vcge.s16 q8, q8, q9
19 0xf2,0x03,0x60,0xf2 = vcge.s32 q8, q8, q9
[all …]
Dneon-bitwise-encoding.s.cs113 0x56,0xa3,0x1a,0xf2 = vcge.s16 q5, q5, q3
114 0x13,0x53,0x15,0xf2 = vcge.s16 d5, d5, d3
117 0xca,0xa0,0xb5,0xf3 = vcge.s16 q5, q5, #0
118 0x85,0x50,0xb5,0xf3 = vcge.s16 d5, d5, #0
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dneon-cmp-encoding.s21 vcge.s8 d16, d16, d17
22 vcge.s16 d16, d16, d17
23 vcge.s32 d16, d16, d17
24 vcge.u8 d16, d16, d17
25 vcge.u16 d16, d16, d17
26 vcge.u32 d16, d16, d17
27 vcge.f32 d16, d16, d17
28 vcge.s8 q8, q8, q9
29 vcge.s16 q8, q8, q9
30 vcge.s32 q8, q8, q9
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dneon-cmp-encoding.s21 vcge.s8 d16, d16, d17
22 vcge.s16 d16, d16, d17
23 vcge.s32 d16, d16, d17
24 vcge.u8 d16, d16, d17
25 vcge.u16 d16, d16, d17
26 vcge.u32 d16, d16, d17
27 vcge.f32 d16, d16, d17
28 vcge.s8 q8, q8, q9
29 vcge.s16 q8, q8, q9
30 vcge.s32 q8, q8, q9
[all …]
Dfullfp16-neon.s88 vcge.f16 d2, d3, d4
89 vcge.f16 q2, q3, q4
90 @ ARM: vcge.f16 d2, d3, d4 @ encoding: [0x04,0x2e,0x13,0xf3]
91 @ ARM: vcge.f16 q2, q3, q4 @ encoding: [0x48,0x4e,0x16,0xf3]
92 @ THUMB: vcge.f16 d2, d3, d4 @ encoding: [0x13,0xff,0x04,0x2e]
93 @ THUMB: vcge.f16 q2, q3, q4 @ encoding: [0x16,0xff,0x48,0x4e]
95 vcge.f16 d2, d3, #0
96 vcge.f16 q2, q3, #0
97 @ ARM: vcge.f16 d2, d3, #0 @ encoding: [0x83,0x24,0xb5,0xf3]
98 @ ARM: vcge.f16 q2, q3, #0 @ encoding: [0xc6,0x44,0xb5,0xf3]
[all …]
Dneon-bitwise-encoding.s313 vcge.s16 q5, q3
314 vcge.s16 d5, d3
319 vcge.s16 q5, #0
320 vcge.s16 d5, #0
/external/llvm/test/MC/ARM/
Dneon-cmp-encoding.s21 vcge.s8 d16, d16, d17
22 vcge.s16 d16, d16, d17
23 vcge.s32 d16, d16, d17
24 vcge.u8 d16, d16, d17
25 vcge.u16 d16, d16, d17
26 vcge.u32 d16, d16, d17
27 vcge.f32 d16, d16, d17
28 vcge.s8 q8, q8, q9
29 vcge.s16 q8, q8, q9
30 vcge.s32 q8, q8, q9
[all …]
Dfullfp16-neon.s88 vcge.f16 d2, d3, d4
89 vcge.f16 q2, q3, q4
90 @ ARM: vcge.f16 d2, d3, d4 @ encoding: [0x04,0x2e,0x13,0xf3]
91 @ ARM: vcge.f16 q2, q3, q4 @ encoding: [0x48,0x4e,0x16,0xf3]
92 @ THUMB: vcge.f16 d2, d3, d4 @ encoding: [0x13,0xff,0x04,0x2e]
93 @ THUMB: vcge.f16 q2, q3, q4 @ encoding: [0x16,0xff,0x48,0x4e]
95 vcge.f16 d2, d3, #0
96 vcge.f16 q2, q3, #0
97 @ ARM: vcge.f16 d2, d3, #0 @ encoding: [0x83,0x24,0xb5,0xf3]
98 @ ARM: vcge.f16 q2, q3, #0 @ encoding: [0xc6,0x44,0xb5,0xf3]
[all …]
Dfullfp16-neon-neg.s66 vcge.f16 d2, d3, d4
67 vcge.f16 q2, q3, q4
71 vcge.f16 d2, d3, #0
72 vcge.f16 q2, q3, #0
Dneon-bitwise-encoding.s313 vcge.s16 q5, q3
314 vcge.s16 d5, d3
319 vcge.s16 q5, #0
320 vcge.s16 d5, #0
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dvcge.ll5 ;CHECK: vcge.s8
15 ;CHECK: vcge.s16
25 ;CHECK: vcge.s32
35 ;CHECK: vcge.u8
45 ;CHECK: vcge.u16
55 ;CHECK: vcge.u32
65 ;CHECK: vcge.f32
75 ;CHECK: vcge.s8
85 ;CHECK: vcge.s16
95 ;CHECK: vcge.s32
[all …]
Dvfcmp.ll31 ;CHECK: vcge.f32
66 ;CHECK: vcge.f32
78 ;CHECK: vcge.f32
117 ;CHECK: vcge.f32
131 ;CHECK: vcge.f32
Dvicmp.ll87 ;CHECK: vcge.s16
107 ;CHECK: vcge.u32
/external/llvm/test/CodeGen/ARM/
Dvcge.ll5 ;CHECK: vcge.s8
15 ;CHECK: vcge.s16
25 ;CHECK: vcge.s32
35 ;CHECK: vcge.u8
45 ;CHECK: vcge.u16
55 ;CHECK: vcge.u32
65 ;CHECK: vcge.f32
75 ;CHECK: vcge.s8
85 ;CHECK: vcge.s16
95 ;CHECK: vcge.s32
[all …]
Dvfcmp.ll31 ;CHECK: vcge.f32
66 ;CHECK: vcge.f32
78 ;CHECK: vcge.f32
117 ;CHECK: vcge.f32
131 ;CHECK: vcge.f32
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dvcge.ll5 ;CHECK: vcge.s8
15 ;CHECK: vcge.s16
25 ;CHECK: vcge.s32
35 ;CHECK: vcge.u8
45 ;CHECK: vcge.u16
55 ;CHECK: vcge.u32
65 ;CHECK: vcge.f32
75 ;CHECK: vcge.s8
85 ;CHECK: vcge.s16
95 ;CHECK: vcge.s32
[all …]
Dvfcmp.ll31 ;CHECK: vcge.f32
66 ;CHECK: vcge.f32
78 ;CHECK: vcge.f32
117 ;CHECK: vcge.f32
131 ;CHECK: vcge.f32
/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/
Dcmp-vec.ll80 ; ASM: vcge.u32 q0, q0, q1
82 ; IASM-NOT: vcge
112 ; ASM: vcge.u32 q1, q1, q0
114 ; IASM-NOT: vcge
144 ; ASM: vcge.s32 q0, q0, q1
146 ; IASM-NOT: vcge
176 ; ASM: vcge.s32 q1, q1, q0
178 ; IASM-NOT: vcge
268 ; ASM-NEXT: vcge.u32 q0, q0, q1
273 ; IASM-NOT: vcge
[all …]
/external/libavc/common/arm/
Dih264_deblk_luma_a9.s122 vcge.u8 q9, q11, q10 @Q9 = ( ABS(p0 - q0) >= Alpha )
123 vcge.u8 q12, q12, q8 @Q12=( ABS(q1 - q0) >= Beta )
124 vcge.u8 q13, q13, q8 @Q13=( ABS(p1 - p0) >= Beta )
165 vcge.s8 q12, q12, #0 @Q12 = (i_macro >= 0)
247 vcge.u8 q9, q6, q0 @ABS(p0 - q0) >= Alpha
248 vcge.u8 q7, q7, q1 @ABS(q1 - q0) >= Beta
249 vcge.u8 q8, q8, q1 @ABS(p1 - p0) >= Beta
Dih264_deblk_chroma_a9.s115 vcge.u8 q9, q11, q10 @Q9 = ( ABS(p0 - q0) >= Alpha )
116 vcge.u8 q12, q12, q8 @Q12= ( ABS(q1 - q0) >= Beta )
117 vcge.u8 q13, q13, q8 @Q13= ( ABS(p1 - p0) >= Beta )
295 vcge.u8 q9, q11, q10 @Q9 = ( ABS(p0 - q0) >= Alpha )
301 vcge.u8 q12, q12, q8 @Q12= ( ABS(q1 - q0) >= Beta )
306 vcge.u8 q13, q13, q8 @Q13= ( ABS(p1 - p0) >= Beta )
314 vcge.s8 q4, q4, #0 @Q4 = (i_macro >= 0)
423 vcge.u8 q5, q5, q12 @u4_bS > 0 ?
624 vcge.u8 d5, d22, d12 @u4_bS > 0 ?
728 vcge.u8 q9, q11, q10 @Q9 = ( ABS(p0 - q0) >= Alpha )
[all …]
/external/arm-neon-tests/
Dref_vcge.c26 #define INSN_NAME vcge
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dfullfp16-neon-thumb.txt64 # CHECK: vcge.f16 d2, d3, d4
65 # CHECK: vcge.f16 q2, q3, q4
69 # CHECK: vcge.f16 d2, d3, #0
70 # CHECK: vcge.f16 q2, q3, #0
Dfullfp16-neon-arm.txt64 # CHECK: vcge.f16 d2, d3, d4
65 # CHECK: vcge.f16 q2, q3, q4
69 # CHECK: vcge.f16 d2, d3, #0
70 # CHECK: vcge.f16 q2, q3, #0
/external/llvm/test/MC/Disassembler/ARM/
Dfullfp16-neon-thumb.txt64 # CHECK: vcge.f16 d2, d3, d4
65 # CHECK: vcge.f16 q2, q3, q4
69 # CHECK: vcge.f16 d2, d3, #0
70 # CHECK: vcge.f16 q2, q3, #0
Dfullfp16-neon-arm.txt64 # CHECK: vcge.f16 d2, d3, d4
65 # CHECK: vcge.f16 q2, q3, q4
69 # CHECK: vcge.f16 d2, d3, #0
70 # CHECK: vcge.f16 q2, q3, #0

123