Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_PCIE1_IO_VIRT (Results 1 – 25 of 52) sorted by relevance

123

/external/u-boot/include/configs/
DMPC8641HPCN.h304 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000 macro
305 #define CONFIG_SYS_PCIE1_IO_PHYS_LOW CONFIG_SYS_PCIE1_IO_VIRT
331 #define CONFIG_SYS_PCIE2_IO_VIRT (CONFIG_SYS_PCIE1_IO_VIRT \
509 #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCIE1_IO_VIRT | BATU_BL_128K \
Dsbc8641d.h270 #define CONFIG_SYS_PCIE1_IO_VIRT CONFIG_SYS_PCIE1_IO_BUS macro
399 #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCIE1_IO_VIRT | BATU_BL_32M | BATU_VS | BATU_VP)
DMPC8572DS.h429 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000 macro
441 #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT
DP1022DS.h370 #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT
421 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000 macro
Dt4qds.h162 #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000 macro
Dcontrolcenterd.h232 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000 macro
/external/u-boot/board/freescale/mpc8548cds/
Dtlb.c81 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/p1_twr/
Dtlb.c59 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/gdsys/p1022/
Dtlb.c61 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/p1010rdb/
Dtlb.c60 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/c29xpcie/
Dtlb.c42 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/Arcturus/ucp1020/
Dtlb.c57 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/bsc9132qds/
Dtlb.c65 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/varisys/cyrus/
Dtlb.c75 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/keymile/kmp204x/
Dtlb.c58 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t1040qds/
Dtlb.c61 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/p1_p2_rdb_pc/
Dtlb.c53 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t104xrdb/
Dtlb.c75 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t102xqds/
Dtlb.c62 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t102xrdb/
Dtlb.c62 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t4rdb/
Dtlb.c71 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/common/p_corenet/
Dtlb.c110 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t4qds/
Dtlb.c84 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t208xqds/
Dtlb.c90 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/external/u-boot/board/freescale/t208xrdb/
Dtlb.c90 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,

123