Searched refs:XR1 (Results 1 – 3 of 3) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/NVPTX/ |
D | f16x2-instructions.ll | 1310 ; CHECK-DAG: cvt.f32.f16 [[XR1:%f[0-9]+]], [[RX1]]; 1311 ; CHECK: st.param.v2.f32 [func_retval0+0], {[[XR0]], [[XR1]]};
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 7740 SDValue XR1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v4i32, in LowerUINT_TO_FP_i64() local 7748 SDValue Unpck1 = getUnpackl(DAG, dl, MVT::v4i32, XR1, XR2); in LowerUINT_TO_FP_i64()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 16396 SDValue XR1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, in LowerUINT_TO_FP_i64() local 16403 getUnpackl(DAG, dl, MVT::v4i32, DAG.getBitcast(MVT::v4i32, XR1), CLod0); in LowerUINT_TO_FP_i64()
|