Searched refs:i2c_base (Results 1 – 8 of 8) sorted by relevance
| /external/u-boot/drivers/i2c/ |
| D | davinci_i2c.c | 34 REG(&(i2c_base->i2c_con)) = 0;\
39 static int _wait_for_bus(struct i2c_regs *i2c_base) in _wait_for_bus() argument
43 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
46 stat = REG(&(i2c_base->i2c_stat)); in _wait_for_bus()
48 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
52 REG(&(i2c_base->i2c_stat)) = stat; in _wait_for_bus()
56 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
60 static int _poll_i2c_irq(struct i2c_regs *i2c_base, int mask) in _poll_i2c_irq() argument
66 stat = REG(&(i2c_base->i2c_stat)); in _poll_i2c_irq()
71 REG(&(i2c_base->i2c_stat)) = 0xffff; in _poll_i2c_irq()
[all …]
|
| D | omap24xx_i2c.c | 117 static int wait_for_bb(struct i2c *i2c_base, int waitdelay) argument
122 writew(0xFFFF, &i2c_base->stat); /* clear current interrupts...*/
124 while ((stat = readw(&i2c_base->stat) & I2C_STAT_BB) && timeout--) {
127 while ((stat = readw(&i2c_base->irqstatus_raw) &
130 writew(stat, &i2c_base->stat);
139 writew(0xFFFF, &i2c_base->stat); /* clear delayed stuff*/
147 static u16 wait_for_event(struct i2c *i2c_base, int waitdelay) argument
155 status = readw(&i2c_base->stat);
158 status = readw(&i2c_base->irqstatus_raw);
173 writew(0xFFFF, &i2c_base->stat);
[all …]
|
| D | designware_i2c.c | 41 static void dw_i2c_enable(struct i2c_regs *i2c_base, bool enable) in dw_i2c_enable() argument
45 writel(ena, &i2c_base->ic_enable); in dw_i2c_enable()
48 static void dw_i2c_enable(struct i2c_regs *i2c_base, bool enable) in dw_i2c_enable() argument
54 writel(ena, &i2c_base->ic_enable); in dw_i2c_enable()
55 if ((readl(&i2c_base->ic_enable_status) & IC_ENABLE_0B) == ena) in dw_i2c_enable()
76 static unsigned int __dw_i2c_set_bus_speed(struct i2c_regs *i2c_base, in __dw_i2c_set_bus_speed() argument
92 dw_i2c_enable(i2c_base, false); in __dw_i2c_set_bus_speed()
94 cntl = (readl(&i2c_base->ic_con) & (~IC_CON_SPD_MSK)); in __dw_i2c_set_bus_speed()
107 writel(hcnt, &i2c_base->ic_hs_scl_hcnt); in __dw_i2c_set_bus_speed()
108 writel(lcnt, &i2c_base->ic_hs_scl_lcnt); in __dw_i2c_set_bus_speed()
[all …]
|
| D | fsl_i2c.c | 40 static const struct fsl_i2c_base *i2c_base[4] = { variable
499 __i2c_init(i2c_base[adap->hwadapnr], speed, slaveadd, in fsl_i2c_init()
505 return __i2c_probe_chip(i2c_base[adap->hwadapnr], chip); in fsl_i2c_probe_chip()
513 return __i2c_read(i2c_base[adap->hwadapnr], chip_addr, &o[4 - olen], in fsl_i2c_read()
522 return __i2c_write(i2c_base[adap->hwadapnr], chip_addr, &o[4 - olen], in fsl_i2c_write()
528 return __i2c_set_bus_speed(i2c_base[adap->hwadapnr], speed, in fsl_i2c_set_bus_speed()
|
| /external/u-boot/board/samsung/arndale/ |
| D | arndale_spl.c | 36 .i2c_base = 0x12c60000,
|
| /external/u-boot/board/samsung/smdk5420/ |
| D | smdk5420_spl.c | 38 .i2c_base = 0x12c60000,
|
| /external/u-boot/board/samsung/smdk5250/ |
| D | smdk5250_spl.c | 38 .i2c_base = 0x12c60000,
|
| /external/u-boot/arch/arm/mach-exynos/include/mach/ |
| D | spl.h | 55 u32 i2c_base; /* i2c base address */ member
|