/external/llvm/test/MC/ARM/ |
D | thumb2-pldw.s | 6 pldw [r0, #257] 7 @ CHECK: pldw [r0, #257] @ encoding: [0xb0,0xf8,0x01,0xf1]
|
D | directive-arch_extension-mp.s | 23 pldw [r0] 34 pldw [r0]
|
D | thumb-diagnostics.s | 261 pldw [r0, #4]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/ |
D | thumb2-pldw.s | 6 pldw [r0, #257] 7 @ CHECK: pldw [r0, #257] @ encoding: [0xb0,0xf8,0x01,0xf1]
|
D | directive-arch_extension-mp.s | 23 pldw [r0] 34 pldw [r0]
|
D | thumb-diagnostics.s | 330 pldw [r0, #4]
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | thumb2-preloads.txt | 17 # MP: pldw [r3, #4] 22 # MP: pldw [r4, #-6] 39 # MP: pldw [r9, r10] 44 # MP: pldw [r11, r12, lsl #2]
|
D | thumb-tests.txt | 299 # CHECK: pldw [r11, r12, lsl #2]
|
D | arm-tests.txt | 260 # CHECK: pldw [pc, #-0]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/ |
D | thumb2-preloads.txt | 17 # MP: pldw [r3, #4] 22 # MP: pldw [r4, #-6] 39 # MP: pldw [r9, r10] 44 # MP: pldw [r11, r12, lsl #2]
|
D | thumb-tests.txt | 299 # CHECK: pldw [r11, r12, lsl #2]
|
D | arm-tests.txt | 260 # CHECK: pldw [pc, #-0]
|
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/ |
D | prefetch.ll | 10 ; ARM-NOT: pldw [r0] 14 ; ARM-MP: pldw [r0] 18 ; THUMB2-NOT: pldw [r0]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/ |
D | prefetch.ll | 12 ; ARM-NOT: pldw [r0] 16 ; ARM-MP: pldw [r0] 20 ; THUMB2-NOT: pldw [r0]
|
/external/llvm/test/CodeGen/ARM/ |
D | prefetch.ll | 12 ; ARM-NOT: pldw [r0] 16 ; ARM-MP: pldw [r0] 20 ; THUMB2-NOT: pldw [r0]
|
/external/capstone/suite/MC/ARM/ |
D | thumb2-pldw.s.cs | 2 0xb0,0xf8,0x01,0xf1 = pldw [r0, #257]
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | prefetch.ll | 8 ; ARM: pldw [r0] @ encoding: [0x00,0xf0,0x90,0xf5]
|
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/ |
D | thumb-tests.txt | 296 # CHECK: pldw [r11, r12, lsl #2]
|
D | arm-tests.txt | 236 # CHECK: pldw [pc, #-0]
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 2784 void pldw(Condition cond, const MemOperand& operand); 2785 void pldw(const MemOperand& operand) { pldw(al, operand); } in pldw() function
|
D | disasm-aarch32.h | 974 void pldw(Condition cond, const MemOperand& operand);
|
D | disasm-aarch32.cc | 2091 void Disassembler::pldw(Condition cond, const MemOperand& operand) { in pldw() function in vixl::aarch32::Disassembler 17122 pldw(CurrentCond(), in DecodeT32() 17216 pldw(CurrentCond(), in DecodeT32() 17350 pldw(CurrentCond(), in DecodeT32() 54911 pldw(al, MemOperand(Register(rn), sign, offset, Offset)); in DecodeA32() 55061 pldw(al, in DecodeA32() 55087 pldw(al, in DecodeA32()
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/ |
D | ARMGenAsmMatcher.inc | 7747 "pkhbt\005pkhtb\003pld\004pldw\003pli\003pop\004push\004qadd\006qadd16\005" 8505 …{ 659 /* pldw */, ARM::PLDWi12, Convert__MemImm12Offset2_0, Feature_IsARM|Feature_HasV7|Feature_Ha… 8506 …{ 659 /* pldw */, ARM::PLDWrs, Convert__MemRegOffset3_0, Feature_IsARM|Feature_HasV7|Feature_HasMP… 8507 …{ 659 /* pldw */, ARM::t2PLDWi8, Convert__MemNegImm8Offset2_1__CondCode2_0, Feature_IsThumb2|Featu… 8508 …{ 659 /* pldw */, ARM::t2PLDWi12, Convert__MemUImm12Offset2_1__CondCode2_0, Feature_IsThumb2|Featu… 8509 …{ 659 /* pldw */, ARM::t2PLDWs, Convert__T2MemRegOffset3_1__CondCode2_0, Feature_IsThumb2|Feature_…
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 1519 defm t2PLDW : T2Ipl<1, 0, "pldw">, Requires<[IsThumb2,HasV7,HasMP]>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 1683 defm t2PLDW : T2Ipl<1, 0, "pldw">, Requires<[IsThumb2,HasV7,HasMP]>;
|