Home
last modified time | relevance | path

Searched refs:vqdmull (Results 1 – 25 of 42) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dneont2-mul-encoding.s71 vqdmull.s16 q8, d16, d17
72 vqdmull.s32 q8, d16, d17
73 vqdmull.s16 q1, d7, d1[1]
75 @ CHECK: vqdmull.s16 q8, d16, d17 @ encoding: [0xd0,0xef,0xa1,0x0d]
76 @ CHECK: vqdmull.s32 q8, d16, d17 @ encoding: [0xe0,0xef,0xa1,0x0d]
77 @ CHECK: vqdmull.s16 q1, d7, d1[1] @ encoding: [0x97,0xef,0x49,0x2b]
Dneon-mul-encoding.s99 vqdmull.s16 q8, d16, d17
100 vqdmull.s32 q8, d16, d17
102 @ CHECK: vqdmull.s16 q8, d16, d17 @ encoding: [0xa1,0x0d,0xd0,0xf2]
103 @ CHECK: vqdmull.s32 q8, d16, d17 @ encoding: [0xa1,0x0d,0xe0,0xf2]
Darm_instructions.s18 @ CHECK: vqdmull.s32 q8, d17, d16
20 vqdmull.s32 q8, d17, d16
/external/llvm/test/MC/ARM/
Dneont2-mul-encoding.s71 vqdmull.s16 q8, d16, d17
72 vqdmull.s32 q8, d16, d17
73 vqdmull.s16 q1, d7, d1[1]
75 @ CHECK: vqdmull.s16 q8, d16, d17 @ encoding: [0xd0,0xef,0xa1,0x0d]
76 @ CHECK: vqdmull.s32 q8, d16, d17 @ encoding: [0xe0,0xef,0xa1,0x0d]
77 @ CHECK: vqdmull.s16 q1, d7, d1[1] @ encoding: [0x97,0xef,0x49,0x2b]
Dneon-mul-encoding.s99 vqdmull.s16 q8, d16, d17
100 vqdmull.s32 q8, d16, d17
102 @ CHECK: vqdmull.s16 q8, d16, d17 @ encoding: [0xa1,0x0d,0xd0,0xf2]
103 @ CHECK: vqdmull.s32 q8, d16, d17 @ encoding: [0xa1,0x0d,0xe0,0xf2]
Darm_instructions.s18 @ CHECK: vqdmull.s32 q8, d17, d16
20 vqdmull.s32 q8, d17, d16
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dvqdmul.ll163 ;CHECK: vqdmull.s16
166 %tmp3 = call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %tmp1, <4 x i16> %tmp2)
172 ;CHECK: vqdmull.s32
175 %tmp3 = call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %tmp1, <2 x i32> %tmp2)
182 ; CHECK: vqdmull.s16 q0, d0, d1[1]
184 …%1 = tail call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %arg0_int16x4_t, <4 x i16> %0) ; <…
191 ; CHECK: vqdmull.s32 q0, d0, d1[1]
193 …%1 = tail call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %arg0_int32x2_t, <2 x i32> %0) ; <…
197 declare <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
198 declare <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32>, <2 x i32>) nounwind readnone
[all …]
/external/llvm/test/CodeGen/ARM/
Dvqdmul.ll163 ;CHECK: vqdmull.s16
166 %tmp3 = call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %tmp1, <4 x i16> %tmp2)
172 ;CHECK: vqdmull.s32
175 %tmp3 = call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %tmp1, <2 x i32> %tmp2)
182 ; CHECK: vqdmull.s16 q0, d0, d1[1]
184 …%1 = tail call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %arg0_int16x4_t, <4 x i16> %0) ; <…
191 ; CHECK: vqdmull.s32 q0, d0, d1[1]
193 …%1 = tail call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %arg0_int32x2_t, <2 x i32> %0) ; <…
197 declare <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
198 declare <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32>, <2 x i32>) nounwind readnone
[all …]
/external/capstone/suite/MC/ARM/
Dneont2-mul-encoding.s.cs29 0xd0,0xef,0xa1,0x0d = vqdmull.s16 q8, d16, d17
30 0xe0,0xef,0xa1,0x0d = vqdmull.s32 q8, d16, d17
31 0x97,0xef,0x49,0x2b = vqdmull.s16 q1, d7, d1[1]
Dneon-mul-encoding.s.cs43 0xa1,0x0d,0xd0,0xf2 = vqdmull.s16 q8, d16, d17
44 0xa1,0x0d,0xe0,0xf2 = vqdmull.s32 q8, d16, d17
Darm_instructions.s.cs3 0xa0,0x0d,0xe1,0xf2 = vqdmull.s32 q8, d17, d16
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dneont2-mul-encoding.s55 @ CHECK: vqdmull.s16 q8, d16, d17 @ encoding: [0xd0,0xef,0xa1,0x0d]
56 vqdmull.s16 q8, d16, d17
57 @ CHECK: vqdmull.s32 q8, d16, d17 @ encoding: [0xe0,0xef,0xa1,0x0d]
58 vqdmull.s32 q8, d16, d17
Darm_instructions.s11 @ CHECK: vqdmull.s32 q8, d17, d16
13 vqdmull.s32 q8, d17, d16
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dvqdmul.ll163 ;CHECK: vqdmull.s16
166 %tmp3 = call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %tmp1, <4 x i16> %tmp2)
172 ;CHECK: vqdmull.s32
175 %tmp3 = call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %tmp1, <2 x i32> %tmp2)
182 ; CHECK: vqdmull.s16 q0, d0, d1[1]
184 …%1 = tail call <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16> %arg0_int16x4_t, <4 x i16> %0) ; <…
191 ; CHECK: vqdmull.s32 q0, d0, d1[1]
193 …%1 = tail call <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32> %arg0_int32x2_t, <2 x i32> %0) ; <…
197 declare <4 x i32> @llvm.arm.neon.vqdmull.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
198 declare <2 x i64> @llvm.arm.neon.vqdmull.v2i64(<2 x i32>, <2 x i32>) nounwind readnone
/external/arm-neon-tests/
Dref_vqdmull_n.c34 #define INSN vqdmull
Dref_vqdmull.c34 #define INSN vqdmull
Dref_vqdmull_lane.c34 #define INSN vqdmull
DMakefile.gcc46 vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
DMakefile40 vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
/external/clang/include/clang/Basic/
Darm_neon.td366 def OP_QDMULL_LN : Op<(call "vqdmull", $p0, (splat $p1, $p2))>;
367 def OP_QDMULLHi_LN : Op<(call "vqdmull", (call "vget_high", $p0),
440 def OP_QDMULLHi : Op<(call "vqdmull", (call "vget_high", $p0),
477 def OP_SCALAR_QDMULL_LN : ScalarMulOp<"vqdmull">;
536 def VQDMULL : SInst<"vqdmull", "wdd", "si">;
1585 def SCALAR_SQDMULL : SInst<"vqdmull", "rss", "SsSi">;
/external/vixl/src/aarch32/
Dassembler-aarch32.h5306 void vqdmull(
5308 void vqdmull(DataType dt, QRegister rd, DRegister rn, DRegister rm) { in vqdmull() function
5309 vqdmull(al, dt, rd, rn, rm); in vqdmull()
5312 void vqdmull(Condition cond,
5317 void vqdmull(DataType dt, QRegister rd, DRegister rn, DRegisterLane rm) { in vqdmull() function
5318 vqdmull(al, dt, rd, rn, rm); in vqdmull()
Ddisasm-aarch32.h2195 void vqdmull(
2198 void vqdmull(Condition cond,
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dneont2.txt705 # CHECK: vqdmull.s16 q8, d16, d17
707 # CHECK: vqdmull.s32 q8, d16, d17
Dneon.txt809 # CHECK: vqdmull.s16 q8, d16, d17
811 # CHECK: vqdmull.s32 q8, d16, d17
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dneont2.txt705 # CHECK: vqdmull.s16 q8, d16, d17
707 # CHECK: vqdmull.s32 q8, d16, d17

12