Searched refs:R12 (Results 1 – 9 of 9) sorted by relevance
/art/compiler/utils/ |
D | assembler_thumb_test.cc | 227 const ManagedRegister scratch_register = ArmManagedRegister::FromCoreRegister(R12); in TEST_F() 298 #define R12 vixl::aarch32::r12 macro 323 temps.Exclude(R12); in TEST_F() 324 __ LoadFromOffset(kLoadWord, R0, R12, 12); // 32-bit because of R12. in TEST_F() 325 temps.Include(R12); in TEST_F() 356 temps.Exclude(R12); in TEST_F() 357 __ StoreToOffset(kStoreWord, R0, R12, 12); // 32-bit because of R12. in TEST_F() 358 temps.Include(R12); in TEST_F()
|
/art/runtime/arch/x86_64/ |
D | registers_x86_64.h | 40 R12 = 12, enumerator
|
D | context_x86_64.h | 49 SetGPR(R12, dex_pc_ptr); in SetNterpDexPC()
|
D | callee_save_frame_x86_64.h | 34 (1 << art::x86_64::RBX) | (1 << art::x86_64::RBP) | (1 << art::x86_64::R12) |
|
/art/runtime/arch/arm/ |
D | registers_arm.h | 39 R12 = 12, enumerator
|
D | callee_save_frame_arm.h | 42 (1 << art::arm::R4) | (1 << art::arm::R9) | (1 << art::arm::R12);
|
/art/compiler/jni/quick/x86_64/ |
D | calling_convention_x86_64.cc | 34 X86_64ManagedRegister::FromCpuRegister(R12), 76 X86_64ManagedRegister::FromCpuRegister(R12),
|
/art/compiler/utils/x86_64/ |
D | assembler_x86_64_test.cc | 219 registers_.push_back(new x86_64::CpuRegister(x86_64::R12)); in SetUpHelpers() 236 secondary_register_names_.emplace(x86_64::CpuRegister(x86_64::R12), "r12d"); in SetUpHelpers() 253 tertiary_register_names_.emplace(x86_64::CpuRegister(x86_64::R12), "r12w"); in SetUpHelpers() 270 quaternary_register_names_.emplace(x86_64::CpuRegister(x86_64::R12), "r12b"); in SetUpHelpers()
|
/art/compiler/optimizing/ |
D | code_generator_x86_64.cc | 56 static constexpr Register kCoreCalleeSaves[] = { RBX, RBP, R12, R13, R14, R15 };
|