Home
last modified time | relevance | path

Searched refs:RelOffset (Results 1 – 9 of 9) sorted by relevance

/art/compiler/utils/arm64/
Dassembler_arm64.cc116 cfi_.RelOffset(DWARFReg(dst0), offset); in SpillRegisters()
123 cfi_.RelOffset(DWARFReg(dst0), offset); in SpillRegisters()
124 cfi_.RelOffset(DWARFReg(dst1), offset + size); in SpillRegisters()
130 cfi_.RelOffset(DWARFReg(dst0), offset); in SpillRegisters()
/art/compiler/debug/dwarf/
Ddwarf_test.cc109 opcodes.RelOffset(Reg(0), 0); // push R0 in TEST_F()
111 opcodes.RelOffset(Reg(1), 4); // push R1 in TEST_F()
154 opcodes.RelOffset(Reg::X86_64Core(i), 0); in TEST_F()
/art/libelffile/dwarf/
Ddebug_frame_opcode_writer.h73 void ALWAYS_INLINE RelOffset(Reg reg, int offset) { in RelOffset() function
94 RelOffset(Reg(reg_base.num() + i), offset); in RelOffsetForMany()
/art/compiler/utils/x86_64/
Djni_macro_assembler_x86_64.cc60 cfi().RelOffset(DWARFReg(spill.AsCpuRegister().AsRegister()), 0); in BuildFrame()
79 cfi().RelOffset(DWARFReg(spill.AsXmmRegister().AsFloatRegister()), offset); in BuildFrame()
/art/compiler/utils/x86/
Djni_macro_assembler_x86.cc68 cfi().RelOffset(DWARFReg(spill), 0); in BuildFrame()
/art/compiler/optimizing/
Dcode_generator_x86_64.cc1381 __ cfi().RelOffset(DWARFReg(RDI), 0); in MaybeIncrementHotness()
1418 __ cfi().RelOffset(DWARFReg(reg), 0); in GenerateFrameEntry()
1432 __ cfi().RelOffset(DWARFReg(kFpuCalleeSaves[i]), offset); in GenerateFrameEntry()
Dcode_generator_arm64.cc1176 GetAssembler()->cfi().RelOffset(DWARFReg(lowest_spill), core_spills_offset); in GenerateFrameEntry()
Dcode_generator_x86.cc1164 __ cfi().RelOffset(DWARFReg(reg), 0); in GenerateFrameEntry()
Dcode_generator_arm_vixl.cc2211 GetAssembler()->cfi().RelOffset(DWARFReg(sreg), /*offset=*/ fp_spills_offset); in GenerateFrameEntry()