Home
last modified time | relevance | path

Searched refs:intervals (Results 1 – 8 of 8) sorted by relevance

/art/runtime/gc/collector/
Dimmune_spaces.cc44 std::vector<Interval> intervals; in CreateLargestImmuneRegion() local
58 intervals.push_back(Interval(reinterpret_cast<uintptr_t>(image_oat_file->Begin()), in CreateLargestImmuneRegion()
63 intervals.push_back(Interval(space_begin, space_end, /*is_heap*/true)); in CreateLargestImmuneRegion()
65 std::sort(intervals.begin(), intervals.end()); in CreateLargestImmuneRegion()
71 for (const Interval& interval : intervals) { in CreateLargestImmuneRegion()
/art/compiler/optimizing/
Dregister_allocator_test.cc68 bool ValidateIntervals(const ScopedArenaVector<LiveInterval*>& intervals, in ValidateIntervals() argument
70 return RegisterAllocator::ValidateIntervals(ArrayRef<LiveInterval* const>(intervals), in ValidateIntervals()
106 ScopedArenaVector<LiveInterval*> intervals(GetScopedAllocator()->Adapter()); in TEST_F() local
111 intervals.push_back(BuildInterval(ranges, arraysize(ranges), GetScopedAllocator(), 0)); in TEST_F()
112 intervals.push_back(BuildInterval(ranges, arraysize(ranges), GetScopedAllocator(), 1)); in TEST_F()
113 ASSERT_TRUE(ValidateIntervals(intervals, codegen)); in TEST_F()
115 intervals[1]->SetRegister(0); in TEST_F()
116 ASSERT_FALSE(ValidateIntervals(intervals, codegen)); in TEST_F()
117 intervals.clear(); in TEST_F()
123 intervals.push_back(BuildInterval(ranges1, arraysize(ranges1), GetScopedAllocator(), 0)); in TEST_F()
[all …]
Dregister_allocator.cc98 bool RegisterAllocator::ValidateIntervals(ArrayRef<LiveInterval* const> intervals, in ValidateIntervals() argument
113 for (LiveInterval* start_interval : intervals) { in ValidateIntervals()
127 for (LiveInterval* start_interval : intervals) { in ValidateIntervals()
177 for (LiveInterval* interval : intervals) { in ValidateIntervals()
Dregister_allocator_linear_scan.cc431 ScopedArenaVector<LiveInterval*> intervals( in ValidateInternal() local
436 intervals.push_back(instruction->GetLiveInterval()); in ValidateInternal()
445 intervals.push_back(fixed); in ValidateInternal()
451 intervals.push_back(temp); in ValidateInternal()
455 return ValidateIntervals(ArrayRef<LiveInterval* const>(intervals), in ValidateInternal()
824 ScopedArenaVector<LiveInterval*>* intervals, ScopedArenaVector<LiveInterval*>::iterator pos) { in RemoveIntervalAndPotentialOtherHalf() argument
825 DCHECK(intervals->begin() <= pos && pos < intervals->end()); in RemoveIntervalAndPotentialOtherHalf()
828 DCHECK(pos + 1 < intervals->end()); in RemoveIntervalAndPotentialOtherHalf()
830 return intervals->erase(pos, pos + 2); in RemoveIntervalAndPotentialOtherHalf()
832 DCHECK(intervals->begin() < pos); in RemoveIntervalAndPotentialOtherHalf()
[all …]
Dregister_allocator.h64 static bool ValidateIntervals(ArrayRef<LiveInterval* const> intervals,
Dregister_allocator_graph_color.cc457 void BuildInterferenceGraph(const ScopedArenaVector<LiveInterval*>& intervals,
630 ScopedArenaVector<LiveInterval*>& intervals = processing_core_regs in AllocateRegisters() local
658 iteration.BuildInterferenceGraph(intervals, physical_nodes); in AllocateRegisters()
735 ScopedArenaVector<LiveInterval*> intervals( in Validate() local
741 intervals.push_back(instruction->GetLiveInterval()); in Validate()
760 intervals.push_back(temp); in Validate()
769 bool ok = ValidateIntervals(ArrayRef<LiveInterval* const>(intervals), in Validate()
851 ScopedArenaVector<LiveInterval*>& intervals = IsCoreInterval(interval) in ProcessInstruction() local
861 intervals.push_back(split); in ProcessInstruction()
866 intervals.push_back(interval); in ProcessInstruction()
[all …]
/art/test/451-spill-splot/
Dinfo.txt2 way it spills intervals of different types.
/art/test/510-checker-try-catch/smali/
DRuntime.smali25 # Test register allocation of 32-bit core intervals crossing catch block positions.
58 # Test register allocation of 64-bit core intervals crossing catch block positions.
109 # Test register allocation of 32-bit floating-point intervals crossing catch block positions.
145 # Test register allocation of 64-bit floating-point intervals crossing catch block positions.