/art/runtime/ |
D | backtrace_helper.cc | 95 std::unique_ptr<unwindstack::Regs> regs(unwindstack::Regs::CreateFromLocal()); in CollectImpl() local 96 RegsGetLocal(regs.get()); in CollectImpl() 97 unwinder->SetRegs(regs.get()); in CollectImpl()
|
D | stack_map.cc | 196 DexRegisterLocation* regs = map->data(); in DecodeDexRegisterMap() local 204 if (regs[reg + bit].GetKind() == DexRegisterLocation::Kind::kInvalid) { in DecodeDexRegisterMap() 205 regs[reg + bit] = GetDexRegisterCatalogEntry(dex_register_maps_.Get(map_index)); in DecodeDexRegisterMap() 216 DexRegisterLocation* regs = map->data(); in DecodeDexRegisterMap() local 218 if (regs[r].GetKind() == DexRegisterLocation::Kind::kInvalid) { in DecodeDexRegisterMap() 219 regs[r] = DexRegisterLocation::None(); in DecodeDexRegisterMap()
|
D | runtime_common.cc | 269 DumpRegister64(os, reg_name.c_str(), context.regs[i]); in Dump()
|
/art/compiler/utils/arm/ |
D | assembler_arm_vixl.cc | 384 void ArmVIXLAssembler::StoreRegisterList(RegList regs, size_t stack_offset) { in StoreRegisterList() argument 385 int number_of_regs = POPCOUNT(static_cast<uint32_t>(regs)); in StoreRegisterList() 392 DCHECK_EQ(regs & (1u << base.GetCode()), 0u); in StoreRegisterList() 395 ___ Stm(base, NO_WRITE_BACK, RegisterList(regs)); in StoreRegisterList() 397 for (uint32_t i : LowToHighBits(static_cast<uint32_t>(regs))) { in StoreRegisterList() 405 void ArmVIXLAssembler::LoadRegisterList(RegList regs, size_t stack_offset) { in LoadRegisterList() argument 406 int number_of_regs = POPCOUNT(static_cast<uint32_t>(regs)); in LoadRegisterList() 415 ___ Ldm(base, NO_WRITE_BACK, RegisterList(regs)); in LoadRegisterList() 417 for (uint32_t i : LowToHighBits(static_cast<uint32_t>(regs))) { in LoadRegisterList()
|
D | assembler_arm_vixl.h | 226 void LoadRegisterList(RegList regs, size_t stack_offset); 227 void StoreRegisterList(RegList regs, size_t stack_offset);
|
/art/runtime/arch/arm64/ |
D | fault_handler_arm64.cc | 61 *out_method = reinterpret_cast<ArtMethod*>(sc->regs[0]); in GetMethodAndReturnPcAndSp() 91 sc->regs[30] = reinterpret_cast<uintptr_t>(info->si_addr); in Action() 147 sc->regs[30] = sc->pc + 4; in Action()
|
/art/runtime/interpreter/mterp/arm/ |
D | other.S | 103 CLEAR_SHADOW_PAIR r9, r2, r3 @ Zero out the shadow regs 116 CLEAR_SHADOW_PAIR r3, r2, lr @ Zero out the shadow regs 129 CLEAR_SHADOW_PAIR r3, r2, lr @ Zero out the shadow regs 143 CLEAR_SHADOW_PAIR r3, r0, r2 @ Zero shadow regs 280 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero out the shadow regs 294 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero out the shadow regs 309 CLEAR_SHADOW_PAIR r2, r3, ip @ Zero out the shadow regs 322 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero out the shadow regs
|
D | arithmetic.S | 166 CLEAR_SHADOW_PAIR rINST, lr, ip @ Zero out the shadow regs 201 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero shadow regs 269 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero shadow regs 292 CLEAR_SHADOW_PAIR rINST, ip, lr @ Zero shadow regs 551 CLEAR_SHADOW_PAIR r0, lr, ip @ Zero out the shadow regs 785 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs 808 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs 847 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs 870 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs 921 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs [all …]
|
D | main.S | 385 stmfd sp!, {r3-r10,fp,lr} @ save 10 regs, (r3 just to align 64) 737 ldmfd sp!, {r3-r10,fp,pc} @ restore 10 regs and return 748 ldmfd sp!, {r3-r10,fp,pc} @ restore 10 regs and return
|
D | object.S | 161 CLEAR_SHADOW_PAIR r2, ip, lr @ Zero out the shadow regs
|
D | array.S | 86 CLEAR_SHADOW_PAIR r9, lr, ip @ Zero out the shadow regs
|
/art/runtime/arch/arm/ |
D | jni_entrypoints_arm.S | 25 push {r0, r1, r2, r3, lr} @ spill regs 54 pop {r0, r1, r2, r3, lr} @ restore regs
|
/art/runtime/interpreter/mterp/x86_64ng/ |
D | main.S | 629 .macro LOOP_OVER_SHORTY_STORING_GPRS gpr_reg64, gpr_reg32, shorty, arg_index, regs, refs, finished 641 movl REG_VAR(gpr_reg32), (REG_VAR(regs), REG_VAR(arg_index), 1) 649 movq REG_VAR(gpr_reg64), (REG_VAR(regs), REG_VAR(arg_index), 1) 669 .macro LOOP_OVER_FPs shorty, arg_index, regs, stack_ptr, finished 687 movq %rax, (REG_VAR(regs), REG_VAR(arg_index), 1) 692 movl %eax, (REG_VAR(regs), REG_VAR(arg_index), 1) 701 .macro LOOP_OVER_INTs shorty, arg_index, regs, refs, stack_ptr, finished 716 movl %eax, (REG_VAR(regs), REG_VAR(arg_index), 1) 721 movl %eax, (REG_VAR(regs), REG_VAR(arg_index), 1) 727 movq %rax, (REG_VAR(regs), REG_VAR(arg_index), 1)
|
/art/runtime/interpreter/mterp/ |
D | nterp.cc | 485 int32_t* regs, in DoFilledNewArray() argument 547 new_array->AsIntArray()->SetWithoutChecks</* kTransactionActive= */ false>(i, regs[src_reg]); in DoFilledNewArray() 550 i, reinterpret_cast<mirror::Object*>(regs[src_reg])); in DoFilledNewArray()
|
/art/test/ |
D | Android.bp | 568 "457-regs/regs_jni.cc",
|
/art/compiler/optimizing/ |
D | code_generator_arm_vixl.cc | 1027 static uint32_t ComputeSRegisterListMask(const SRegisterList& regs) { in ComputeSRegisterListMask() argument 1029 for (uint32_t i = regs.GetFirstSRegister().GetCode(); in ComputeSRegisterListMask() 1030 i <= regs.GetLastSRegister().GetCode(); in ComputeSRegisterListMask()
|