| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstructionSelector.cpp | 1704 unsigned LaneIdx = Offset / 64; in select() local
2902 Register VecReg, unsigned LaneIdx, MachineIRBuilder &MIRBuilder) const { in emitExtractVectorElt()
2986 unsigned LaneIdx = VRegAndVal->Value; in selectExtractElt() local
3119 unsigned LaneIdx = 1; in selectUnmergeValues() local
3866 unsigned LaneIdx, const RegisterBank &RB, in emitLaneInsert()
3917 unsigned LaneIdx = VRegAndVal->Value; in selectInsertElt() local
|
| D | AArch64ISelDAGToDAG.cpp | 539 static bool checkHighLaneIndex(SDNode *DL, SDValue &LaneOp, int &LaneIdx) { in checkHighLaneIndex()
563 SDValue &LaneOp, int &LaneIdx) { in checkV64LaneV128()
583 int LaneIdx = -1; // Will hold the lane index. in tryMLAV64LaneV128() local
626 int LaneIdx; in tryMULLV64LaneV128() local
|
| D | AArch64ISelLowering.cpp | 8079 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
8138 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 419 static bool checkHighLaneIndex(SDNode *DL, SDValue &LaneOp, int &LaneIdx) { in checkHighLaneIndex()
443 SDValue &LaneOp, int &LaneIdx) { in checkV64LaneV128()
463 int LaneIdx = -1; // Will hold the lane index. in tryMLAV64LaneV128() local
506 int LaneIdx; in tryMULLV64LaneV128() local
|
| D | AArch64ISelLowering.cpp | 6383 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
6435 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
|
| /external/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| D | AArch64InstructionSelector.cpp | 2419 unsigned LaneIdx = Offset / 64; in select() local
3668 Register VecReg, unsigned LaneIdx, MachineIRBuilder &MIRBuilder) const { in emitExtractVectorElt()
3752 unsigned LaneIdx = VRegAndVal->Value; in selectExtractElt() local
3885 unsigned LaneIdx = 1; in selectUnmergeValues() local
4610 unsigned LaneIdx, const RegisterBank &RB, in emitLaneInsert()
4661 unsigned LaneIdx = VRegAndVal->Value; in selectInsertElt() local
|
| D | AArch64PostLegalizerLowering.cpp | 559 auto LaneIdx = getSplatIndex(MI); in matchDupLane() local
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 599 static bool checkHighLaneIndex(SDNode *DL, SDValue &LaneOp, int &LaneIdx) { in checkHighLaneIndex()
623 SDValue &LaneOp, int &LaneIdx) { in checkV64LaneV128()
643 int LaneIdx = -1; // Will hold the lane index. in tryMLAV64LaneV128() local
686 int LaneIdx; in tryMULLV64LaneV128() local
|
| D | AArch64ISelLowering.cpp | 9578 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
9653 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSimplifyDemanded.cpp | 1695 unsigned LaneIdx = Lane * VWidthPerLane; in SimplifyDemandedVectorElts() local
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86InstCombineIntrinsic.cpp | 1960 unsigned LaneIdx = Lane * VWidthPerLane; in simplifyDemandedVectorEltsIntrinsic() local
|
| D | X86ISelLowering.cpp | 6858 int LaneIdx = (Idx / NumEltsPerLane) * NumEltsPerLane; in getHorizDemandedElts() local
21513 unsigned LaneIdx = LExtIndex / NumEltsPerLane; in lowerAddSubToHorizontalOp() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 5845 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i32); in LowerBUILD_VECTOR() local
9803 SDValue LaneIdx = DAG.getConstant(Idx, dl, MVT::i32); in PerformARMBUILD_VECTORCombine() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/ |
| D | AMDGPUAsmParser.cpp | 5513 int64_t LaneIdx; in parseSwizzleBroadcast() local
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| D | AMDGPUAsmParser.cpp | 6300 int64_t LaneIdx; in parseSwizzleBroadcast() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 7376 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i32); in LowerBUILD_VECTOR() local
12929 SDValue LaneIdx = DAG.getConstant(Idx, dl, MVT::i32); in PerformARMBUILD_VECTORCombine() local
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 7680 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i32); in LowerBUILD_VECTOR() local
13828 SDValue LaneIdx = DAG.getConstant(Idx, dl, MVT::i32); in PerformARMBUILD_VECTORCombine() local
|
| /external/llvm-project/clang/lib/CodeGen/ |
| D | CGBuiltin.cpp | 17048 Value *LaneIdx = llvm::ConstantInt::get(getLLVMContext(), *LaneIdxConst); in EmitWebAssemblyBuiltinExpr() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 6573 int LaneIdx = (Idx / NumEltsPerLane) * NumEltsPerLane; in getHorizDemandedElts() local
20394 unsigned LaneIdx = LExtIndex / NumEltsPerLane; in lowerAddSubToHorizontalOp() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 7738 int LaneIdx = (Mask[l + i] % NumElts) - l; in lowerVectorShuffleAsByteRotate() local
|