| /external/llvm/lib/Target/PowerPC/ |
| D | PPCTLSDynamicCall.cpp | 76 const unsigned OrigRegs[] = {OutReg, InReg, GPR3}; in processBlock() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCTLSDynamicCall.cpp | 83 const unsigned OrigRegs[] = {OutReg, InReg, GPR3}; in processBlock() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/ |
| D | AMDGPUPALMetadata.cpp | 571 auto OrigRegs = RegsObj.getMap(); in toString() local
632 auto OrigRegs = RegsObj; in setFromString() local
|
| /external/llvm-project/llvm/lib/Target/PowerPC/ |
| D | PPCTLSDynamicCall.cpp | 82 SmallVector<Register, 3> OrigRegs = {OutReg, GPR3}; in processBlock() local
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| D | AMDGPUPALMetadata.cpp | 632 auto OrigRegs = RegsObj.getMap(); in toString() local
693 auto OrigRegs = RegsObj; in setFromString() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | CallLowering.h | 51 SmallVector<Register, 2> OrigRegs; member
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | GCNNSAReassign.cpp | 276 SmallVector<unsigned, 16> OrigRegs; in runOnMachineFunction() local
|
| D | AMDGPUCallLowering.cpp | 490 ArrayRef<Register> OrigRegs, in packSplitRegsToOrigType()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | GCNNSAReassign.cpp | 276 SmallVector<MCRegister, 16> OrigRegs; in runOnMachineFunction() local
|
| D | AMDGPUCallLowering.cpp | 705 ArrayRef<Register> OrigRegs, in packSplitRegsToOrigType()
|
| /external/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | CallLowering.h | 50 SmallVector<Register, 2> OrigRegs; member
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SILoadStoreOptimizer.cpp | 345 unsigned OrigRegs[] = { Data0->getReg(), Data1->getReg(), Addr->getReg() }; in mergeWrite2Pair() local
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 1280 SmallVector<Register, 4> OrigRegs; in tryInstructionTransform() local
1664 SmallVector<Register, 4> OrigRegs; in eliminateRegSequence() local
|
| D | LiveIntervals.cpp | 1640 ArrayRef<Register> OrigRegs) { in repairIntervalsInRange()
|
| /external/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 1366 SmallVector<unsigned, 4> OrigRegs; in tryInstructionTransform() local
1740 SmallVector<unsigned, 4> OrigRegs; in eliminateRegSequence() local
|
| D | LiveIntervalAnalysis.cpp | 1483 ArrayRef<unsigned> OrigRegs) { in repairIntervalsInRange()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 1425 SmallVector<unsigned, 4> OrigRegs; in tryInstructionTransform() local
1808 SmallVector<unsigned, 4> OrigRegs; in eliminateRegSequence() local
|
| D | LiveIntervals.cpp | 1590 ArrayRef<unsigned> OrigRegs) { in repairIntervalsInRange()
|