| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | RegisterPressure.cpp | 155 void RegPressureTracker::increaseRegPressure(unsigned RegUnit, in increaseRegPressure()
170 void RegPressureTracker::decreaseRegPressure(unsigned RegUnit, in decreaseRegPressure()
363 unsigned RegUnit = Pair.RegUnit; in initLiveThru() local
372 unsigned RegUnit) { in getRegLanes()
383 unsigned RegUnit = Pair.RegUnit; in addRegLanes() local
396 unsigned RegUnit) { in setRegZero()
409 unsigned RegUnit = Pair.RegUnit; in removeRegLanes() local
422 const MachineRegisterInfo &MRI, bool TrackLaneMasks, unsigned RegUnit, in getLanesWithProperty()
451 bool TrackLaneMasks, unsigned RegUnit, in getLiveLanesAt()
608 unsigned RegUnit = I->RegUnit; in adjustLaneLiveness() local
[all …]
|
| D | LiveRegMatrix.cpp | 179 unsigned RegUnit) { in query()
|
| D | MachineCopyPropagation.cpp | 176 MachineInstr *findCopyForUnit(unsigned RegUnit, const TargetRegisterInfo &TRI, in findCopyForUnit()
186 MachineInstr *findCopyDefViaUnit(unsigned RegUnit, in findCopyDefViaUnit()
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | RegisterPressure.cpp | 155 void RegPressureTracker::increaseRegPressure(Register RegUnit, in increaseRegPressure()
170 void RegPressureTracker::decreaseRegPressure(Register RegUnit, in decreaseRegPressure()
363 Register RegUnit = Pair.RegUnit; in initLiveThru() local
372 Register RegUnit) { in getRegLanes()
383 Register RegUnit = Pair.RegUnit; in addRegLanes() local
396 Register RegUnit) { in setRegZero()
409 Register RegUnit = Pair.RegUnit; in removeRegLanes() local
423 bool TrackLaneMasks, Register RegUnit, SlotIndex Pos, in getLanesWithProperty()
452 bool TrackLaneMasks, Register RegUnit, in getLiveLanesAt()
610 Register RegUnit = I->RegUnit; in adjustLaneLiveness() local
[all …]
|
| D | LiveRegMatrix.cpp | 179 MCRegister RegUnit) { in query()
|
| D | MachineCopyPropagation.cpp | 178 MachineInstr *findCopyForUnit(MCRegister RegUnit, in findCopyForUnit()
189 MachineInstr *findCopyDefViaUnit(MCRegister RegUnit, in findCopyDefViaUnit()
|
| /external/llvm/lib/CodeGen/ |
| D | RegisterPressure.cpp | 112 void RegPressureTracker::increaseRegPressure(unsigned RegUnit, in increaseRegPressure()
127 void RegPressureTracker::decreaseRegPressure(unsigned RegUnit, in decreaseRegPressure()
322 unsigned RegUnit = Pair.RegUnit; in initLiveThru() local
330 unsigned RegUnit) { in getRegLanes()
342 unsigned RegUnit = Pair.RegUnit; in addRegLanes() local
356 unsigned RegUnit) { in setRegZero()
370 unsigned RegUnit = Pair.RegUnit; in removeRegLanes() local
384 const MachineRegisterInfo &MRI, bool TrackLaneMasks, unsigned RegUnit, in getLanesWithProperty()
412 bool TrackLaneMasks, unsigned RegUnit, in getLiveLanesAt()
568 unsigned RegUnit = I->RegUnit; in adjustLaneLiveness() local
[all …]
|
| D | LiveRegMatrix.cpp | 172 unsigned RegUnit) { in query()
|
| /external/llvm-project/llvm/utils/TableGen/ |
| D | CodeGenRegisters.h | 484 struct RegUnit { struct
490 // Each native RegUnit corresponds to one or two root registers. The full argument
502 RegUnit() : Weight(0), RegClassUnitSetsIdx(0), Artificial(false) { in RegUnit() argument
512 // Each RegUnitSet is a sorted vector with a name. argument
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.h | 435 struct RegUnit { struct
441 // Each native RegUnit corresponds to one or two root registers. The full argument
450 RegUnit() : Weight(0), RegClassUnitSetsIdx(0) { in RegUnit() argument
460 // Each RegUnitSet is a sorted vector with a name. argument
|
| /external/llvm/include/llvm/CodeGen/ |
| D | RegisterPressure.h | 30 unsigned RegUnit; ///< Virtual register or register unit. member
|
| D | MachineRegisterInfo.h | 1029 PSetIterator(unsigned RegUnit, const MachineRegisterInfo *MRI) { in PSetIterator()
1058 getPressureSets(unsigned RegUnit) const { in getPressureSets()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SIOptimizeExecMaskingPreRA.cpp | 286 LiveRange &RegUnit = LIS->getRegUnit(*UI); in optimizeElseBranch() local
|
| D | SIWholeQuadMode.cpp | 356 for (MCRegUnitIterator RegUnit(Reg.asMCReg(), TRI); RegUnit.isValid(); in markInstructionUses() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | MachineRegisterInfo.h | 1177 PSetIterator(unsigned RegUnit, const MachineRegisterInfo *MRI) { in PSetIterator()
1207 getPressureSets(unsigned RegUnit) const { in getPressureSets()
|
| D | MachineTraceMetrics.h | 76 unsigned RegUnit; member
|
| D | RegisterPressure.h | 40 unsigned RegUnit; ///< Virtual register or register unit. member
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | MachineRegisterInfo.h | 1190 PSetIterator(Register RegUnit, const MachineRegisterInfo *MRI) { in PSetIterator()
1219 MachineRegisterInfo::getPressureSets(Register RegUnit) const { in getPressureSets()
|
| D | MachineTraceMetrics.h | 76 unsigned RegUnit; member
|
| D | RegisterPressure.h | 40 Register RegUnit; ///< Virtual register or register unit. member
|
| /external/llvm/include/llvm/MC/ |
| D | MCRegisterInfo.h | 617 MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI) { in MCRegUnitRootIterator()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIWholeQuadMode.cpp | 287 for (MCRegUnitIterator RegUnit(Reg, TRI); RegUnit.isValid(); ++RegUnit) { in markInstructionUses() local
|
| /external/llvm-project/llvm/include/llvm/MC/ |
| D | MCRegisterInfo.h | 746 MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI) { in MCRegUnitRootIterator()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/ |
| D | MCRegisterInfo.h | 745 MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI) { in MCRegUnitRootIterator()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 429 bool hasRegUnit(unsigned Reg, unsigned RegUnit) const { in hasRegUnit()
|