| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | RDFCopy.cpp | 47 RegisterRef SrcR = DFG.makeRegRef(Src.getReg(), Src.getSubReg()); in interpretAsCopy() local
|
| D | HexagonRDFOpt.cpp | 113 auto mapRegs = [&EM] (RegisterRef DstR, RegisterRef SrcR) -> void { in INITIALIZE_PASS_DEPENDENCY()
|
| D | HexagonFrameLowering.cpp | 1608 Register SrcR = MI->getOperand(1).getReg(); in expandCopy() local
1632 Register SrcR = MI->getOperand(2).getReg(); in expandStoreInt() local
1695 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVecPred() local
1782 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVec2() local
1882 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVec() local
|
| D | HexagonGenInsert.cpp | 471 unsigned SrcR, InsR; member
487 unsigned SrcR = P.IFR.SrcR, InsR = P.IFR.InsR; in operator <<() local
684 bool HexagonGenInsert::isValidInsertForm(unsigned DstR, unsigned SrcR, in isValidInsertForm()
881 unsigned SrcR = *I; in findRecordInsertForms() local
|
| D | HexagonConstPropagation.cpp | 1944 RegisterSubReg SrcR(MI.getOperand(1)); in evaluate() local
|
| D | HexagonBitSimplify.cpp | 2210 unsigned SrcR = B0.RefI.Reg; in genBitSplit() local
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | RDFCopy.cpp | 47 RegisterRef SrcR = DFG.makeRegRef(Src.getReg(), Src.getSubReg()); in interpretAsCopy() local
|
| D | HexagonRDFOpt.cpp | 113 auto mapRegs = [&EM] (RegisterRef DstR, RegisterRef SrcR) -> void { in INITIALIZE_PASS_DEPENDENCY()
|
| D | HexagonGenInsert.cpp | 471 unsigned SrcR, InsR; member
487 unsigned SrcR = P.IFR.SrcR, InsR = P.IFR.InsR; in operator <<() local
684 bool HexagonGenInsert::isValidInsertForm(unsigned DstR, unsigned SrcR, in isValidInsertForm()
881 unsigned SrcR = *I; in findRecordInsertForms() local
|
| D | HexagonFrameLowering.cpp | 1757 Register SrcR = MI->getOperand(1).getReg(); in expandCopy() local
1781 Register SrcR = MI->getOperand(2).getReg(); in expandStoreInt() local
1844 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVecPred() local
1931 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVec2() local
2031 Register SrcR = MI->getOperand(2).getReg(); in expandStoreVec() local
|
| D | HexagonConstPropagation.cpp | 1949 RegisterSubReg SrcR(MI.getOperand(1)); in evaluate() local
|
| D | HexagonBitSimplify.cpp | 2220 unsigned SrcR = B0.RefI.Reg; in genBitSplit() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | RDFCopy.cpp | 36 RegisterRef SrcR = { Src.getReg(), Src.getSubReg() }; in interpretAsCopy() local
|
| D | HexagonRDFOpt.cpp | 98 auto mapRegs = [MI,&EM] (RegisterRef DstR, RegisterRef SrcR) -> void { in interpretAsCopy()
|
| D | HexagonFrameLowering.cpp | 1381 unsigned SrcR = MI->getOperand(1).getReg(); in expandCopy() local
1403 unsigned SrcR = MI->getOperand(2).getReg(); in expandStoreInt() local
1466 unsigned SrcR = MI->getOperand(2).getReg(); in expandStoreVecPred() local
1549 unsigned SrcR = MI->getOperand(2).getReg(); in expandStoreVec2() local
1653 unsigned SrcR = MI->getOperand(2).getReg(); in expandStoreVec() local
|
| D | HexagonGenInsert.cpp | 433 unsigned SrcR, InsR; member
447 unsigned SrcR = P.IFR.SrcR, InsR = P.IFR.InsR; in operator <<() local
637 bool HexagonGenInsert::isValidInsertForm(unsigned DstR, unsigned SrcR, in isValidInsertForm()
839 unsigned SrcR = *I; in findRecordInsertForms() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86FixupLEAs.cpp | 388 const MachineOperand &SrcR = MI.getOperand(SrcR1 == DstR ? 1 : 3); in processInstructionForSLM() local
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86FixupLEAs.cpp | 536 const MachineOperand &SrcR = SrcR1 == DstR ? Base : Index; in processInstructionForSlowLEA() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86FixupLEAs.cpp | 517 const MachineOperand &SrcR = SrcR1 == DstR ? Base : Index; in processInstructionForSlowLEA() local
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceTargetLoweringMIPS32.cpp | 1837 Variable *SrcR; in legalizeMovFp() local
1868 auto *SrcR = llvm::cast<Variable>(Src); in legalizeMov() local
1958 auto *SrcR = llvm::cast<Variable>(Src); in legalizeMov() local
3071 Operand *SrcR; in lowerAssign() local
4920 auto *SrcR = legalizeToReg(Src); in lowerIntrinsic() local
4936 auto *SrcR = legalizeToReg(Src); in lowerIntrinsic() local
5013 auto *SrcR = legalizeToReg(Src); in lowerIntrinsic() local
5053 auto *SrcR = legalizeToReg(Src); in lowerIntrinsic() local
|
| D | IceTargetLoweringARM32.cpp | 1867 auto *SrcR = llvm::cast<Variable>(Src); in legalizeMov() local
|