| /external/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBank.cpp | 40 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
|
| D | RegisterBankInfo.cpp | 141 const TargetRegisterClass *SubRC = TRI.getRegClass(SubRCId); in addRegBankCoverage() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBank.cpp | 45 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
|
| /external/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBank.cpp | 45 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
|
| /external/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 117 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 199 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 179 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.cpp | 861 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
1938 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
1983 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
|
| D | CodeGenRegisters.h | 354 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg()
|
| /external/llvm-project/llvm/utils/TableGen/ |
| D | CodeGenRegisters.cpp | 958 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
2224 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
2269 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
|
| D | RISCVCompressInstEmitter.cpp | 164 const CodeGenRegisterClass &SubRC = Target.getRegisterClass(DagOpType); in validateTypes() local
|
| D | CodeGenRegisters.h | 401 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 832 const TargetRegisterClass *SubRC, in getPhysRegSubReg()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | GCNRegBankReassign.cpp | 311 const TargetRegisterClass *SubRC = TRI->getSubRegClass(RC, SubReg); in getPhysRegBank() local
|
| D | AMDGPUInstructionSelector.cpp | 232 const TargetRegisterClass &SubRC, in getSubOperand64()
|
| D | SIISelLowering.cpp | 4029 const TargetRegisterClass *SubRC = in EmitInstrWithCustomInserter() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 3481 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructionSelector.cpp | 205 const TargetRegisterClass &SubRC, in getSubOperand64()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 4457 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 4833 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
|