Home
last modified time | relevance | path

Searched defs:vswp (Results 1 – 16 of 16) sorted by relevance

/external/libavc/common/arm/
Dih264_iquant_itrans_recon_a9.s179 vswp d6, d7 @Reverse positions of x2 and x3 define
353 vswp d6, d7 @Reverse positions of x2 and x3 define
601 vswp d1, d8 @ Q0/Q1 = Row order x0/x1 define
602 vswp d3, d10 @ Q2/Q3 = Row order x2/x3 define
603 vswp d5, d12 @ Q4/Q5 = Row order x4/x5 define
604 vswp d7, d14 @ Q6/Q7 = Row order x6/x7 define
717 vswp d1, d8 @ Q0/Q1 = Row order x0/x1 define
718 vswp d3, d10 @ Q2/Q3 = Row order x2/x3 define
719 vswp d5, d12 @ Q4/Q5 = Row order x4/x5 define
720 vswp d7, d14 @ Q6/Q7 = Row order x6/x7 define
Dih264_ihadamard_scaling_a9.s126 vswp d5, d8 @Q2 = x4, Q4 = x6 define
127 vswp d7, d10 @Q3 = x5, Q5 = x7 define
/external/libhevc/common/arm/
Dihevc_itrans_recon_8x8.s534 vswp d3,d6 define
537 vswp d5,d8 define
768 vswp d3,d6 define
771 vswp d5,d8 define
Dihevc_itrans_recon_16x16.s1071 vswp d5,d18 define
/external/llvm/test/MC/ARM/
Dneon-vswp.s3 vswp d1, d2 define
4 vswp q1, q2 label
/external/llvm-project/llvm/test/MC/ARM/
Dneon-vswp.s3 vswp d1, d2 define
4 vswp q1, q2 label
/external/libmpeg2/common/arm/
Dimpeg2_idct.s802 vswp d3, d6 define
805 vswp d5, d8 define
1040 vswp d3, d6 define
1043 vswp d5, d8 define
/external/libxaac/decoder/armv7/
Dixheaacd_esbr_fwd_modulation.s46 vswp d4, d7 define
47 vswp d5, d6 define
/external/libvpx/libvpx/vpx_dsp/arm/
Dloopfilter_8_neon.asm480 vswp d0, d4 ; op2 define
481 vswp d5, d17 ; oq2 define
/external/libvpx/config/arm-neon/vpx_dsp/arm/
Dloopfilter_8_neon.asm.S493 vswp d0, d4 @ op2 define
494 vswp d5, d17 @ oq2 define
/external/rust/crates/ring/crypto/poly1305/
Dpoly1305_arm_asm.S687 vswp d2,d23 define
/external/rust/crates/quiche/deps/boringssl/src/crypto/poly1305/
Dpoly1305_arm_asm.S685 vswp d2,d23 define
/external/boringssl/src/crypto/poly1305/
Dpoly1305_arm_asm.S685 vswp d2,d23 define
/external/vixl/src/aarch32/
Dassembler-aarch32.h6068 void vswp(DataType dt, DRegister rd, DRegister rm) { vswp(al, dt, rd, rm); } in vswp() function
6069 void vswp(DRegister rd, DRegister rm) { in vswp() function
6072 void vswp(Condition cond, DRegister rd, DRegister rm) { in vswp() function
6077 void vswp(DataType dt, QRegister rd, QRegister rm) { vswp(al, dt, rd, rm); } in vswp() function
6078 void vswp(QRegister rd, QRegister rm) { in vswp() function
6081 void vswp(Condition cond, QRegister rd, QRegister rm) { in vswp() function
Dassembler-aarch32.cc27533 void Assembler::vswp(Condition cond, DataType dt, DRegister rd, DRegister rm) { in vswp() function in vixl::aarch32::Assembler
27554 void Assembler::vswp(Condition cond, DataType dt, QRegister rd, QRegister rm) { in vswp() function in vixl::aarch32::Assembler
Ddisasm-aarch32.cc6855 void Disassembler::vswp(Condition cond, in vswp() function in vixl::aarch32::Disassembler
6864 void Disassembler::vswp(Condition cond, in vswp() function in vixl::aarch32::Disassembler