Home
last modified time | relevance | path

Searched refs:AHB3ENR (Results 1 – 3 of 3) sorted by relevance

/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_hal_rcc.h960 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \
962 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \
970 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \
972 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \
980 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \
982 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \
990 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \
992 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \
998 #define __HAL_RCC_FMC_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN)
1002 #define __HAL_RCC_QSPI_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN)
[all …]
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L4A6RG/Drivers/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_hal_rcc.h960 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \
962 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \
970 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \
972 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \
980 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \
982 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \
990 SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \
992 … tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \
998 #define __HAL_RCC_FMC_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN)
1002 #define __HAL_RCC_QSPI_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN)
[all …]
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
Dstm32l476xx.h724 …__IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clocks enable register, … member