Searched refs:AddSubReg (Results 1 – 6 of 6) sorted by relevance
/external/llvm/lib/Target/PowerPC/ |
D | PPCVSXFMAMutate.cpp | 220 unsigned AddSubReg = AddendMI->getOperand(1).getSubReg(); in processBlock() local 251 MI->getOperand(3).setSubReg(AddSubReg); in processBlock() 265 MI->getOperand(2).setSubReg(AddSubReg); in processBlock()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCVSXFMAMutate.cpp | 221 unsigned AddSubReg = AddendMI->getOperand(1).getSubReg(); in processBlock() local 252 MI.getOperand(3).setSubReg(AddSubReg); in processBlock() 266 MI.getOperand(2).setSubReg(AddSubReg); in processBlock()
|
/external/llvm-project/llvm/lib/Target/PowerPC/ |
D | PPCVSXFMAMutate.cpp | 221 unsigned AddSubReg = AddendMI->getOperand(1).getSubReg(); in processBlock() local 252 MI.getOperand(3).setSubReg(AddSubReg); in processBlock() 266 MI.getOperand(2).setSubReg(AddSubReg); in processBlock()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 1851 static const MachineInstrBuilder &AddSubReg(const MachineInstrBuilder &MIB, in AddSubReg() function 1890 AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI); in copyPhysRegTuple() 1891 AddSubReg(MIB, SrcReg, Indices[SubReg], 0, TRI); in copyPhysRegTuple() 1892 AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI); in copyPhysRegTuple()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 2430 static const MachineInstrBuilder &AddSubReg(const MachineInstrBuilder &MIB, in AddSubReg() function 2470 AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI); in copyPhysRegTuple() 2471 AddSubReg(MIB, SrcReg, Indices[SubReg], 0, TRI); in copyPhysRegTuple() 2472 AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI); in copyPhysRegTuple() 2494 AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI); in copyGPRRegTuple() 2496 AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI); in copyGPRRegTuple()
|
/external/llvm-project/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 2695 static const MachineInstrBuilder &AddSubReg(const MachineInstrBuilder &MIB, in AddSubReg() function 2735 AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI); in copyPhysRegTuple() 2736 AddSubReg(MIB, SrcReg, Indices[SubReg], 0, TRI); in copyPhysRegTuple() 2737 AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI); in copyPhysRegTuple() 2759 AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI); in copyGPRRegTuple() 2761 AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI); in copyGPRRegTuple()
|