Home
last modified time | relevance | path

Searched refs:BRW_ALIGN_16 (Results 1 – 15 of 15) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_clip_util.c93 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_project_position()
188 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_interp_vertex()
230 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_interp_vertex()
Dbrw_vec4_generator.cpp70 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_math_gen6()
1922 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1964 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1976 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1999 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2021 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2062 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2239 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_vec4_generate_assembly()
Dbrw_fs_generator.cpp758 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_quad_swizzle()
1370 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_ddx()
1421 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_ddy()
1445 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_ddy()
2041 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2048 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2123 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2163 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2174 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
Dbrw_eu_validate.c375 ERROR_IF(devinfo->gen >= 11 && brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16, in alignment_supported()
940 if (brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16) { in general_restrictions_on_region_parameters()
1095 bool is_align16 = brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16; in special_restrictions_for_mixed_float_mode()
1375 if (brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16) in region_alignment_rules()
1885 ERROR_IF(brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16 && in special_requirements_for_handling_double_precision_data_types()
Dtest_eu_validate.cpp403 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
567 { BRW_ALIGN_16, devinfo.gen <= 10 },
572 brw_set_default_access_mode(p, BRW_ALIGN_16);
757 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
808 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
844 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
1884 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
1935 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
1986 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
2041 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
[all …]
Dtest_eu_compact.cpp306 brw_set_default_access_mode(p, BRW_ALIGN_16); in run_tests()
Dbrw_eu_defines.h98 #define BRW_ALIGN_16 1 macro
Dbrw_clip_unfilled.c81 brw_set_default_access_mode(p, BRW_ALIGN_16); in compute_tri_direction()
Dbrw_eu_emit.c629 state->access_mode == BRW_ALIGN_16) { in brw_inst_set_state()
1025 if (p->current->access_mode == BRW_ALIGN_16) { \
1055 if (p->current->access_mode == BRW_ALIGN_16) { \
1231 const bool align16 = brw_get_default_access_mode(p) == BRW_ALIGN_16; in brw_F32TO16()
1281 bool align16 = brw_get_default_access_mode(p) == BRW_ALIGN_16; in brw_F16TO32()
Dbrw_compile_sf.c643 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_emit_point_sprite_setup()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_ff_gs_emit.c443 brw_set_default_access_mode(p, BRW_ALIGN_16); in gen6_sol_program()
/external/igt-gpu-tools/assembler/
Dbrw_defines.h549 #define BRW_ALIGN_16 1 macro
Dgram.y298 access_mode(insn) == BRW_ALIGN_16) { in validate_dst_reg()
327 access_mode(insn) == BRW_ALIGN_16) { in validate_src_reg()
586 options->access_mode = BRW_ALIGN_16; in add_option()
Dbrw_eu_emit.c838 assert(insn->header.access_mode == BRW_ALIGN_16); in brw_set_3src_dest()
/external/mesa3d/src/intel/tools/
Di965_gram.y539 options->access_mode = BRW_ALIGN_16; in add_instruction_option()