/external/llvm-project/clang/test/Parser/ |
D | cxx2a-concept-declaration.cpp | 93 template <bool c> concept C22 = integral_constant<bool, c>::value; 94 static_assert(C22<true>); 95 static_assert(!C22<false>);
|
/external/llvm-project/clang/test/Coverage/ |
D | ast-print-temp-class.cpp | 51 template<template<typename T2> class TC, typename U> struct C22 { struct 55 template<template<typename T2> class TC> struct C22<TC, int> { struct
|
/external/llvm/test/CodeGen/X86/ |
D | combine-multiplies.ll | 99 ; CHECK-NEXT: movdqa .LCPI1_1, [[C22:%xmm[0-9]]] 101 ; CHECK-NEXT: pmuludq [[C22]], [[T2:%xmm[0-9]]] 103 ; CHECK-NEXT: pmuludq [[C22]], [[T4:%xmm[0-9]]] 137 ; CHECK-NEXT: movdqa .LCPI2_1, [[C22:%xmm[0-9]]] 139 ; CHECK-NEXT: pmuludq [[C22]], [[T2:%xmm[0-9]]] 141 ; CHECK-NEXT: pshufd $245, [[C22]], [[T7:%xmm[0-9]]]
|
/external/libyuv/files/util/ |
D | ssim.cc | 100 static const double C22 = (0.03 * 0.03) * (255 * 255); in FinalizeSSIM() local 103 const double c = (2. * sxsy + C22) / (sxx + syy + C22); in FinalizeSSIM()
|
/external/llvm-project/mlir/test/Dialect/SCF/ |
D | parallel-loop-tiling.mlir | 53 // CHECK: [[C22:%.*]] = constant 22 : index 60 // CHECK: scf.parallel ([[V3:%.*]], [[V4:%.*]]) = ([[C0]], [[C0]]) to ([[C22]], [[C24]]) …
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
D | SparcRegisterInfo.td | 235 def C22 : Ri< 22, "C22">; 313 def C22_C23 : Rdi<22, "C22", [C22, C23]>;
|
/external/llvm-project/llvm/lib/Target/Sparc/ |
D | SparcRegisterInfo.td | 235 def C22 : Ri< 22, "C22">; 313 def C22_C23 : Rdi<22, "C22", [C22, C23]>;
|
/external/llvm/lib/Target/Sparc/ |
D | SparcRegisterInfo.td | 236 def C22 : Ri< 22, "C22">; 314 def C22_C23 : Rdi<22, "C22", [C22, C23]>;
|
/external/python/cryptography/ |
D | AUTHORS.rst | 25 * Steven Buss <steven.buss@gmail.com> (1FB9 2EC1 CF93 DFD6 B47F F583 B1A5 6C22 290D A4C3)
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
D | legalize-implicit-def-s1025.mir | 244 ; TAHITI: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 22 245 ; TAHITI: [[SHL21:%[0-9]+]]:_(s32) = G_SHL [[AND52]], [[C22]](s32) 380 ; FIJI: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 7 381 ; FIJI: [[SHL6:%[0-9]+]]:_(s32) = G_SHL [[AND7]], [[C22]](s32)
|
D | legalize-unmerge-values.mir | 767 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 23 768 ; CHECK: [[LSHR22:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C22]](s32) 853 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 23 854 ; CHECK: [[LSHR22:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C22]](s32)
|
D | legalize-extract-vector-elt.mir | 1556 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 80 1557 ; CHECK: [[PTR_ADD22:%[0-9]+]]:_(p5) = G_PTR_ADD [[FRAME_INDEX]], [[C22]](s32) 1781 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 80 1782 ; CHECK: [[PTR_ADD22:%[0-9]+]]:_(p5) = G_PTR_ADD [[FRAME_INDEX]], [[C22]](s32) 1980 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 23 1981 ; CHECK: [[LSHR22:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C22]](s32) 2090 ; CHECK: [[SHL22:%[0-9]+]]:_(s32) = G_SHL [[AND23]], [[C22]](s32)
|
D | legalize-merge-values.mir | 825 ; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 22 826 ; CHECK: [[SHL21:%[0-9]+]]:_(s32) = G_SHL [[AND22]], [[C22]](s32) 961 ; CHECK: [[SHL52:%[0-9]+]]:_(s32) = G_SHL [[AND54]], [[C22]](s32) 1068 ; CHECK: [[SHL83:%[0-9]+]]:_(s32) = G_SHL [[COPY86]], [[C22]](s32)
|
/external/llvm-project/llvm/test/Transforms/LoopVectorize/ |
D | if-reduction.ll | 615 ; CHECK: %[[C22:.*]] = and <4 x i1> %[[C21]], %[[C11]] 616 ; CHECK: %[[S1:.*]] = select <4 x i1> %[[C22]], <4 x float> %[[M1]], <4 x float> %[[M2]] 683 ; CHECK: %[[C22:.*]] = and <4 x i1> %[[C21]], %[[C11]] 685 ; CHECK: %[[S2:.*]] = select <4 x i1> %[[C22]], {{.*}} <4 x float> %[[S1]]
|
/external/icu/icu4c/source/data/sprep/ |
D | rfc4505.txt | 15 …ir=out --src-filename=rfc3454.txt --dest-filename=rfc4505.txt --A1 --C21 --C22 --C3 --C4 --C5 --C6…
|
D | rfc4011.txt | 15 …t --src-filename=rfc3454.txt --dest-filename=rfc4011.txt --A1 --B1 --C21 --C22 --C3 --C4 --C5 --C6…
|
D | rfc3920res.txt | 15 …ilename=rfc3454.txt --dest-filename=rfc3920res.txt --A1 --B1 --C12 --C21 --C22 --C3 --C4 --C5 --C6…
|
D | rfc4013.txt | 15 …filename=rfc3454.txt --dest-filename=rfc4013.txt --A1 --sasl --C12 --C21 --C22 --C3 --C4 --C5 --C6…
|
D | rfc3530mixp.txt | 15 …src-filename=rfc3454.txt --dest-filename=rfc3530mixp.txt --A1 --B1 --C12 --C22 --C3 --C4 --C5 --C6…
|
D | rfc3722.txt | 15 …=rfc3454.txt --dest-filename=rfc3722.txt --A1 --B1 --B2 -C11 --C12 --C21 --C22 --C3 --C4 --C5 --C6… 456 …=rfc3454.txt --dest-filename=rfc3722.txt --A1 --B1 --B2 -C11 --C12 --C21 --C22 --C3 --C4 --C5 --C6…
|
D | rfc3920node.txt | 15 …3454.txt --dest-filename=rfc3920node.txt --A1 --B1 --B2 -C11 --C12 --C21 --C22 --C3 --C4 --C5 --C6… 456 …3454.txt --dest-filename=rfc3920node.txt --A1 --B1 --B2 -C11 --C12 --C21 --C22 --C3 --C4 --C5 --C6…
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/Disassembler/ |
D | SparcDisassembler.cpp | 132 SP::C20, SP::C21, SP::C22, SP::C23,
|
/external/llvm/lib/Target/Sparc/Disassembler/ |
D | SparcDisassembler.cpp | 139 SP::C20, SP::C21, SP::C22, SP::C23,
|
/external/llvm-project/llvm/lib/Target/Sparc/Disassembler/ |
D | SparcDisassembler.cpp | 132 SP::C20, SP::C21, SP::C22, SP::C23,
|
/external/libxml2/test/ |
D | svg3 | 24 … 82.454 319.343 81.964 320.006C81.474 320.669 32.692 306.446 22.709 324.522C22.709 324.522 26.934 … 30 …<path d="M71.8 290C71.8 290 72.4 291.8 71.6 292C70.8 292.2 42.2 250.2 22.999 257.8C22.999 257.8 38…
|