| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | FunctionLoweringInfo.h | 201 Register CreateRegs(const Value *V);
203 Register CreateRegs(Type *Ty, bool isDivergent = false);
212 return R = CreateRegs(V); in InitializeRegForValue()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | FunctionLoweringInfo.h | 204 unsigned CreateRegs(const Value *V);
206 unsigned CreateRegs(Type *Ty, bool isDivergent = false);
215 return R = CreateRegs(V); in InitializeRegForValue()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | FunctionLoweringInfo.h | 218 unsigned CreateRegs(Type *Ty);
226 return R = CreateRegs(V->getType()); in InitializeRegForValue()
|
| /external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | FunctionLoweringInfo.cpp | 380 Register FunctionLoweringInfo::CreateRegs(Type *Ty, bool isDivergent) { in CreateRegs() function in FunctionLoweringInfo
400 Register FunctionLoweringInfo::CreateRegs(const Value *V) { in CreateRegs() function in FunctionLoweringInfo
401 return CreateRegs(V->getType(), DA && DA->isDivergent(V) && in CreateRegs()
|
| D | StatepointLowering.cpp | 869 Register Reg = FuncInfo.CreateRegs(RetTy); in LowerAsSTATEPOINT()
1058 unsigned Reg = FuncInfo.CreateRegs(RetTy); in LowerStatepoint()
|
| D | SelectionDAGISel.cpp | 1537 R = FuncInfo->CreateRegs(Inst); in SelectAllBasicBlocks()
|
| D | SelectionDAGBuilder.cpp | 10153 RegOut = FuncInfo.CreateRegs(C); in HandlePHINodesInSuccessorBlocks()
10166 Reg = FuncInfo.CreateRegs(PHIOp); in HandlePHINodesInSuccessorBlocks()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | FunctionLoweringInfo.cpp | 369 unsigned FunctionLoweringInfo::CreateRegs(Type *Ty, bool isDivergent) { in CreateRegs() function in FunctionLoweringInfo
389 unsigned FunctionLoweringInfo::CreateRegs(const Value *V) { in CreateRegs() function in FunctionLoweringInfo
390 return CreateRegs(V->getType(), DA && !TLI->requiresUniformRegister(*MF, V) && in CreateRegs()
|
| D | StatepointLowering.cpp | 904 unsigned Reg = FuncInfo.CreateRegs(RetTy); in LowerStatepoint()
|
| D | SelectionDAGISel.cpp | 1537 R = FuncInfo->CreateRegs(Inst); in SelectAllBasicBlocks()
|
| D | SelectionDAGBuilder.cpp | 10022 RegOut = FuncInfo.CreateRegs(C); in HandlePHINodesInSuccessorBlocks()
10035 Reg = FuncInfo.CreateRegs(PHIOp); in HandlePHINodesInSuccessorBlocks()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | FunctionLoweringInfo.cpp | 376 unsigned FunctionLoweringInfo::CreateRegs(Type *Ty) { in CreateRegs() function in FunctionLoweringInfo
|
| D | StatepointLowering.cpp | 803 unsigned Reg = FuncInfo.CreateRegs(RetTy); in LowerStatepoint()
|
| D | SelectionDAGISel.cpp | 1413 R = FuncInfo->CreateRegs(Inst->getType()); in SelectAllBasicBlocks()
|
| D | SelectionDAGBuilder.cpp | 8127 RegOut = FuncInfo.CreateRegs(C->getType()); in HandlePHINodesInSuccessorBlocks()
8140 Reg = FuncInfo.CreateRegs(PHIOp->getType()); in HandlePHINodesInSuccessorBlocks()
|
| /external/llvm/lib/Target/X86/ |
| D | X86FastISel.cpp | 2813 unsigned ResultReg2 = FuncInfo.CreateRegs(CondTy); in fastLowerIntrinsicCall()
3352 unsigned ResultReg = FuncInfo.CreateRegs(CLI.RetTy); in fastLowerCall()
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86FastISel.cpp | 3569 Register ResultReg = FuncInfo.CreateRegs(CLI.RetTy); in fastLowerCall()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86FastISel.cpp | 3552 unsigned ResultReg = FuncInfo.CreateRegs(CLI.RetTy); in fastLowerCall()
|