Home
last modified time | relevance | path

Searched refs:Ext0 (Results 1 – 7 of 7) sorted by relevance

/external/llvm-project/llvm/lib/Transforms/Vectorize/
DVectorCombine.cpp71 ExtractElementInst *getShuffleExtract(ExtractElementInst *Ext0,
74 bool isExtractExtractCheap(ExtractElementInst *Ext0, ExtractElementInst *Ext1,
78 void foldExtExtCmp(ExtractElementInst *Ext0, ExtractElementInst *Ext1,
80 void foldExtExtBinop(ExtractElementInst *Ext0, ExtractElementInst *Ext1,
182 ExtractElementInst *Ext0, ExtractElementInst *Ext1, in getShuffleExtract() argument
184 assert(isa<ConstantInt>(Ext0->getIndexOperand()) && in getShuffleExtract()
188 unsigned Index0 = cast<ConstantInt>(Ext0->getIndexOperand())->getZExtValue(); in getShuffleExtract()
195 Type *VecTy = Ext0->getVectorOperand()->getType(); in getShuffleExtract()
197 int Cost0 = TTI.getVectorInstrCost(Ext0->getOpcode(), VecTy, Index0); in getShuffleExtract()
204 return Ext0; in getShuffleExtract()
[all …]
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPULegalizerInfo.cpp2540 auto Ext0 = B.buildFPExt(S32, Log, Flags); in legalizeFPow() local
2543 .addUse(Ext0.getReg(0)) in legalizeFPow()
/external/llvm-project/llvm/lib/Target/ARM/
DARMISelLowering.cpp9563 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, Op0, in LowerVecReduce() local
9571 SDValue Res0 = DAG.getNode(BaseOpcode, dl, EltVT, Ext0, Ext1, Op->getFlags()); in LowerVecReduce()
9575 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, Op0, in LowerVecReduce() local
9579 Res = DAG.getNode(BaseOpcode, dl, EltVT, Ext0, Ext1, Op->getFlags()); in LowerVecReduce()
12281 SDValue Ext0 = Mul.getOperand(0); in PerformVQDMULHCombine() local
12283 if (Ext0.getOpcode() != ISD::SIGN_EXTEND || in PerformVQDMULHCombine()
12286 EVT VecVT = Ext0.getOperand(0).getValueType(); in PerformVQDMULHCombine()
12295 SDValue VQDMULH = DAG.getNode(ARMISD::VQDMULH, DL, VecVT, Ext0.getOperand(0), in PerformVQDMULHCombine()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp35657 SDValue Ext0 = in SimplifyDemandedVectorEltsForTargetNode() local
35660 TLO.DAG.getNode(Opc, DL, Ext0.getValueType(), Ext0); in SimplifyDemandedVectorEltsForTargetNode()
35693 SDValue Ext0 = in SimplifyDemandedVectorEltsForTargetNode() local
35696 TLO.DAG.getNode(Opc, DL, Ext0.getValueType(), Ext0, Op.getOperand(1)); in SimplifyDemandedVectorEltsForTargetNode()
35734 SDValue Ext0 = in SimplifyDemandedVectorEltsForTargetNode() local
35738 SDValue ExtOp = TLO.DAG.getNode(Opc, DL, ExtVT, Ext0, Ext1); in SimplifyDemandedVectorEltsForTargetNode()
37191 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, OpVT, in scalarizeExtEltFP() local
37195 return DAG.getNode(Vec.getOpcode(), DL, VT, Ext0, Ext1, Vec.getOperand(2)); in scalarizeExtEltFP()
37213 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, in scalarizeExtEltFP() local
37220 return DAG.getNode(ISD::SELECT, DL, VT, Ext0, Ext1, Ext2); in scalarizeExtEltFP()
[all …]
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.cpp38033 SDValue Ext0 = in SimplifyDemandedVectorEltsForTargetNode() local
38036 TLO.DAG.getNode(Opc, DL, Ext0.getValueType(), Ext0, Op.getOperand(1)); in SimplifyDemandedVectorEltsForTargetNode()
39928 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, OpVT, in scalarizeExtEltFP() local
39932 return DAG.getNode(Vec.getOpcode(), DL, VT, Ext0, Ext1, Vec.getOperand(2)); in scalarizeExtEltFP()
39950 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, in scalarizeExtEltFP() local
39957 return DAG.getNode(ISD::SELECT, DL, VT, Ext0, Ext1, Ext2); in scalarizeExtEltFP()
49322 SDValue Ext0 = extractSubVector(InVec.getOperand(0), 0, DAG, DL, 128); in combineExtractSubvector() local
49325 return DAG.getNode(InOpcode, DL, VT, Ext0, Ext1, Ext2); in combineExtractSubvector()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp17049 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT, Op0, Index); in scalarizeExtractedBinop() local
17051 return DAG.getNode(Vec.getOpcode(), DL, VT, Ext0, Ext1); in scalarizeExtractedBinop()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp18179 SDValue Ext0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT, Op0, Index); in scalarizeExtractedBinop() local
18181 return DAG.getNode(Vec.getOpcode(), DL, VT, Ext0, Ext1); in scalarizeExtractedBinop()