Searched refs:FDECSTP (Results 1 – 25 of 29) sorted by relevance
12
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86InsertWait.cpp | 88 case X86::FDECSTP: in isX87ControlInstruction()
|
| D | X86ScheduleZnver2.td | 923 // FINCSTP FDECSTP.
924 def : InstRW<[Zn2WriteFPU3], (instrs FINCSTP, FDECSTP)>;
|
| D | X86ScheduleZnver1.td | 914 // FINCSTP FDECSTP.
915 def : InstRW<[ZnWriteFPU3], (instrs FINCSTP, FDECSTP)>;
|
| D | X86ScheduleAtom.td | 552 def : InstRW<[AtomWrite01_1], (instrs FDECSTP, FFREE, FFREEP, FINCSTP, WAIT,
|
| D | X86SchedSandyBridge.td | 599 def: InstRW<[SBWriteResGroup2], (instrs FDECSTP, FINCSTP, FFREE, FFREEP, FNOP,
|
| D | X86InstrFPStack.td | 731 def FDECSTP : I<0xD9, MRM_F6, (outs), (ins), "fdecstp", []>;
|
| D | X86SchedBroadwell.td | 694 def: InstRW<[BWWriteResGroup12], (instrs FDECSTP)>;
|
| D | X86SchedHaswell.td | 1096 def: InstRW<[HWWriteResGroup28], (instrs FDECSTP)>;
|
| D | X86SchedSkylakeClient.td | 704 def: InstRW<[SKLWriteResGroup14], (instrs FDECSTP,
|
| D | X86SchedSkylakeServer.td | 730 def: InstRW<[SKXWriteResGroup14], (instrs FDECSTP,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ScheduleZnver2.td | 911 // FINCSTP FDECSTP.
912 def : InstRW<[Zn2WriteFPU3], (instrs FINCSTP, FDECSTP)>;
|
| D | X86ScheduleZnver1.td | 911 // FINCSTP FDECSTP.
912 def : InstRW<[ZnWriteFPU3], (instrs FINCSTP, FDECSTP)>;
|
| D | X86ScheduleAtom.td | 549 def : InstRW<[AtomWrite01_1], (instrs FDECSTP, FFREE, FFREEP, FINCSTP, WAIT,
|
| D | X86SchedSandyBridge.td | 596 def: InstRW<[SBWriteResGroup2], (instrs FDECSTP, FINCSTP, FFREE, FFREEP, FNOP,
|
| D | X86InstrFPStack.td | 735 def FDECSTP : I<0xD9, MRM_F6, (outs), (ins), "fdecstp", []>;
|
| D | X86SchedBroadwell.td | 691 def: InstRW<[BWWriteResGroup12], (instrs FDECSTP)>;
|
| D | X86SchedSkylakeClient.td | 701 def: InstRW<[SKLWriteResGroup14], (instrs FDECSTP,
|
| D | X86SchedHaswell.td | 1093 def: InstRW<[HWWriteResGroup28], (instrs FDECSTP)>;
|
| D | X86SchedSkylakeServer.td | 725 def: InstRW<[SKXWriteResGroup14], (instrs FDECSTP,
|
| /external/llvm/lib/Target/X86/ |
| D | X86SchedHaswell.td | 1169 // FINCSTP FDECSTP.
1170 def : InstRW<[WriteP01], (instregex "FINCSTP", "FDECSTP")>;
|
| D | X86InstrFPStack.td | 657 def FDECSTP : I<0xD9, MRM_F6, (outs), (ins), "fdecstp", [], IIC_FPSTP>;
|
| /external/mesa3d/src/mesa/x86/ |
| D | assyntax.h | 708 #define FDECSTP CHOICE(fdecstp, fdecstp, fdecstp) macro
1421 #define FDECSTP fdecstp macro
|
| /external/capstone/arch/X86/ |
| D | X86GenAsmWriter1.inc | 785 10709U, // FDECSTP
9642 0U, // FDECSTP
|
| D | X86GenAsmWriter.inc | 785 13349U, // FDECSTP
9642 0U, // FDECSTP
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/ |
| D | X86GenAsmWriter.inc | 2637 15946U, // FDECSTP
17888 0U, // FDECSTP
33139 0U, // FDECSTP
|
12