/external/llvm/test/CodeGen/AMDGPU/ |
D | fract.f64.ll | 20 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], v{{\[}}[[LO]]:[[HI]]{{\]}}, -[[SUB0]] 24 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], [[X]], -[[FLOORX]] 27 ; GCN-UNSAFE: v_fract_f64_e32 [[FRACT:v\[[0-9]+:[0-9]+\]]], [[X]] 29 ; GCN: buffer_store_dwordx2 [[FRACT]] 47 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -v{{\[}}[[LO]]:[[HI]]{{\]}}, -[[SUB0]] 51 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -[[X]], -[[FLOORX]] 54 ; GCN-UNSAFE: v_fract_f64_e64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -[[X]] 56 ; GCN: buffer_store_dwordx2 [[FRACT]] 75 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -|v{{\[}}[[LO]]:[[HI]]{{\]}}|, -[[SUB0]] 79 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -|[[X]]|, -[[FLOORX]] [all …]
|
D | fract.ll | 60 ; GCN-UNSAFE-DAG: v_fract_f32_e32 [[FRACT:v[0-9]+]], [[INPUT:v[0-9]+]] 63 ; GCN-UNSAFE: buffer_store_dword [[FRACT]]
|
D | llvm.cos.ll | 7 ;EG: FRACT *
|
D | llvm.sin.ll | 6 ; EG: FRACT *
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | fract.f64.ll | 20 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], v{{\[}}[[LO]]:[[HI]]{{\]}}, -[[SUB0]] 24 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], [[X]], -[[FLOORX]] 27 ; GCN-UNSAFE: v_fract_f64_e32 [[FRACT:v\[[0-9]+:[0-9]+\]]], [[X]] 29 ; GCN: buffer_store_dwordx2 [[FRACT]] 47 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -v{{\[}}[[LO]]:[[HI]]{{\]}}, -[[SUB0]] 51 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -[[X]], -[[FLOORX]] 54 ; GCN-UNSAFE: v_fract_f64_e64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -[[X]] 56 ; GCN: buffer_store_dwordx2 [[FRACT]] 75 ; SI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -|v{{\[}}[[LO]]:[[HI]]{{\]}}|, -[[SUB0]] 79 ; CI: v_add_f64 [[FRACT:v\[[0-9]+:[0-9]+\]]], -|[[X]]|, -[[FLOORX]] [all …]
|
D | fract.ll | 60 ; GCN-UNSAFE-DAG: v_fract_f32_e32 [[FRACT:v[0-9]+]], [[INPUT:v[0-9]+]] 63 ; GCN-UNSAFE: buffer_store_dword [[FRACT]]
|
D | llvm.cos.ll | 7 ;EG: FRACT *
|
D | llvm.sin.ll | 9 ; EG: FRACT *
|
/external/freetype/src/smooth/ |
D | ftgrays.c | 339 #define FRACT( x ) (TCoord)( (x) & ( ONE_PIXEL - 1 ) ) macro 625 fx1 = FRACT( x1 ); in gray_render_scanline() 626 fx2 = FRACT( x2 ); in gray_render_scanline() 721 fy1 = FRACT( ras.y ); in gray_render_line() 722 fy2 = FRACT( to_y ); in gray_render_line() 738 TCoord two_fx = FRACT( ras.x ) << 1; in gray_render_line() 867 fx1 = FRACT( ras.x ); in gray_render_line() 868 fy1 = FRACT( ras.y ); in gray_render_line() 968 fx2 = FRACT( to_x ); in gray_render_line() 969 fy2 = FRACT( to_y ); in gray_render_line()
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.h | 229 FRACT, enumerator
|
D | AMDGPUInstrInfo.td | 59 def AMDGPUfract : SDNode<"AMDGPUISD::FRACT", SDTFPUnaryOp>;
|
D | R600Instructions.td | 741 def FRACT : R600_1OP_Helper <0x10, "FRACT", AMDGPUfract>;
|
D | SIISelLowering.cpp | 1876 return DAG.getNode(AMDGPUISD::FRACT, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN() 2367 SDValue FractPart = DAG.getNode(AMDGPUISD::FRACT, DL, VT, in LowerTrig() 3049 case AMDGPUISD::FRACT: in PerformDAGCombine()
|
D | R600ISelLowering.cpp | 939 SDValue FractPart = DAG.getNode(AMDGPUISD::FRACT, DL, VT, in LowerTrig()
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.h | 373 FRACT, enumerator
|
D | AMDGPUInstrInfo.td | 112 def AMDGPUfract_impl : SDNode<"AMDGPUISD::FRACT", SDTFPUnaryOp>;
|
D | R600Instructions.td | 794 def FRACT : R600_1OP_Helper <0x10, "FRACT", AMDGPUfract>;
|
D | SIISelLowering.cpp | 6602 return DAG.getNode(AMDGPUISD::FRACT, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN() 8677 TrigVal = DAG.getNode(AMDGPUISD::FRACT, DL, VT, MulVal, Flags); in LowerTrig() 9338 case AMDGPUISD::FRACT: in fp16SrcZerosHighBits() 9502 case AMDGPUISD::FRACT: in isCanonicalized() 10791 case AMDGPUISD::FRACT: in PerformDAGCombine()
|
D | R600ISelLowering.cpp | 770 SDValue FractPart = DAG.getNode(AMDGPUISD::FRACT, DL, VT, in LowerTrig()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.h | 360 FRACT, enumerator
|
D | AMDGPUInstrInfo.td | 116 def AMDGPUfract_impl : SDNode<"AMDGPUISD::FRACT", SDTFPUnaryOp>;
|
D | R600Instructions.td | 794 def FRACT : R600_1OP_Helper <0x10, "FRACT", AMDGPUfract>;
|
D | SIISelLowering.cpp | 5977 return DAG.getNode(AMDGPUISD::FRACT, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN() 7985 TrigVal = DAG.getNode(AMDGPUISD::FRACT, DL, VT, MulVal); in LowerTrig() 8624 case AMDGPUISD::FRACT: in fp16SrcZerosHighBits() 8785 case AMDGPUISD::FRACT: in isCanonicalized() 10061 case AMDGPUISD::FRACT: in PerformDAGCombine()
|
D | R600ISelLowering.cpp | 765 SDValue FractPart = DAG.getNode(AMDGPUISD::FRACT, DL, VT, in LowerTrig()
|
D | AMDGPUISelLowering.cpp | 4243 NODE_NAME_CASE(FRACT) in getTargetNodeName() 4660 case AMDGPUISD::FRACT: { in isKnownNeverNaNForTargetNode()
|