Home
last modified time | relevance | path

Searched refs:HPIPE_PWR_PLL_PHY_MODE_OFFSET (Results 1 – 3 of 3) sorted by relevance

/external/arm-trusted-firmware/drivers/marvell/
Dcomphy.h54 #define HPIPE_PWR_PLL_PHY_MODE_OFFSET 5 macro
56 (0x7 << HPIPE_PWR_PLL_PHY_MODE_OFFSET)
/external/arm-trusted-firmware/drivers/marvell/comphy/
Dcomphy-cp110.h172 #define HPIPE_PWR_PLL_PHY_MODE_OFFSET 5 macro
174 (0x7 << HPIPE_PWR_PLL_PHY_MODE_OFFSET)
Dphy-comphy-cp110.c414 data |= 0x0 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_sata_power_on()
764 data |= 0x4 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_sgmii_power_on()
957 data |= 0x4 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_xfi_power_on()
1454 data |= 0x3 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_pcie_power_on()
1815 data |= 0x4 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_rxaui_power_on()
1997 data |= 0x5 << HPIPE_PWR_PLL_PHY_MODE_OFFSET; in mvebu_cp110_comphy_usb3_power_on()