Home
last modified time | relevance | path

Searched refs:Idx3 (Results 1 – 5 of 5) sorted by relevance

/external/swiftshader/third_party/subzero/crosstest/
Dtest_vector_ops.cpp660 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
668 Idx2 % (NumElements * 2), Idx3 % (NumElements * 2)); in shufflevector()
676 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
684 Idx2 % (NumElements * 2), Idx3 % (NumElements * 2), in shufflevector()
694 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
703 Idx3 % (NumElements * 2), Idx4 % (NumElements * 2), in shufflevector()
/external/llvm-project/llvm/utils/TableGen/
DCodeGenRegisters.cpp1418 CodeGenSubRegIndex *Idx3 = Reg1.getSubRegIndex(Reg3); in computeComposites() local
1419 assert(Idx3 && "Sub-register doesn't have an index"); in computeComposites()
1422 if (CodeGenSubRegIndex *Prev = Idx1->addComposite(Idx2, Idx3)) { in computeComposites()
1425 agree(compose(Idx1, Idx2), SubRegAction.at(Idx3))) in computeComposites()
1429 " or " + Idx3->getQualifiedName()); in computeComposites()
/external/llvm/utils/TableGen/
DCodeGenRegisters.cpp1145 CodeGenSubRegIndex *Idx3 = Reg1.getSubRegIndex(Reg3); in computeComposites() local
1146 assert(Idx3 && "Sub-register doesn't have an index"); in computeComposites()
1149 if (CodeGenSubRegIndex *Prev = Idx1->addComposite(Idx2, Idx3)) in computeComposites()
1153 " or " + Idx3->getQualifiedName()); in computeComposites()
/external/swiftshader/third_party/subzero/src/
DIceTargetLoweringX86Base.h1194 int8_t Idx0, int8_t Idx1, int8_t Idx2, int8_t Idx3, int8_t Idx4,
1200 int8_t Idx2, int8_t Idx3, int8_t Idx4,
DIceTargetLoweringX86BaseImpl.h6225 int8_t Idx0, int8_t Idx1, int8_t Idx2, int8_t Idx3, int8_t Idx4,
6231 Idx0, Idx1, Idx2, Idx3, Idx4, Idx5, Idx6, Idx7,
6254 int8_t Idx2, int8_t Idx3, int8_t Idx4, int8_t Idx5, int8_t Idx6,
6272 IDX_IN_SRC(Idx3, 0), IDX_IN_SRC(Idx4, 0), IDX_IN_SRC(Idx5, 0),
6285 if (Idx0 >= 16 || Idx1 >= 16 || Idx2 >= 16 || Idx3 >= 16 || Idx4 >= 16 ||
6293 IDX_IN_SRC(Idx3, 1), IDX_IN_SRC(Idx4, 1), IDX_IN_SRC(Idx5, 1),