| /external/llvm-project/lldb/source/Plugins/Instruction/ARM/ |
| D | EmulateInstructionARM.cpp | 645 bool ITSession::InITBlock() { return ITCounter != 0; } in InITBlock() function in ITSession
652 if (InITBlock()) in GetCond()
1065 if (BitIsSet(registers, 15) && InITBlock() && !LastInITBlock()) in EmulatePOP()
1074 if (Rt == 15 && InITBlock() && !LastInITBlock()) in EmulatePOP()
1298 if (Rd == 15 && InITBlock() && !LastInITBlock()) in EmulateMOVRdRm()
1305 if (InITBlock()) in EmulateMOVRdRm()
1389 setflags = !InITBlock(); in EmulateMOVRdImm()
1502 setflags = !InITBlock(); in EmulateMUL()
1692 setflags = !InITBlock(); in EmulateMVNReg()
1695 if (InITBlock()) in EmulateMVNReg()
[all …]
|
| D | EmulateInstructionARM.h | 32 bool InITBlock();
153 bool InITBlock();
|
| /external/vixl/src/aarch32/ |
| D | disasm-aarch32.cc | 7005 if (InITBlock()) { in DecodeT32()
7028 if (InITBlock()) { in DecodeT32()
7051 if (InITBlock()) { in DecodeT32()
7070 if (InITBlock()) { in DecodeT32()
7093 InITBlock()) { in DecodeT32()
7103 !InITBlock()) { in DecodeT32()
7113 ((instr & 0x07c00000) != 0x00000000) && InITBlock()) { in DecodeT32()
7122 ((instr & 0x07c00000) != 0x00000000) && !InITBlock()) { in DecodeT32()
7131 InITBlock()) { in DecodeT32()
7141 !InITBlock()) { in DecodeT32()
[all …]
|
| D | disasm-aarch32.h | 53 bool InITBlock() const { return it_mask_ != 0; } in InITBlock() function
54 bool OutsideITBlock() const { return !InITBlock(); } in OutsideITBlock()
108 if (cond.it_block_.InITBlock() && cond.cond_.Is(al) &&
524 : it_block_(it_block), inside_(it_block->InITBlock()) {} in ITBlockScope()
561 bool InITBlock() const { return it_block_.InITBlock(); } in InITBlock() function
|
| D | assembler-aarch32.cc | 1960 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in adc()
2119 if (InITBlock() && !size.IsWide() && rd.IsLow() && rn.IsLow() && in add()
2126 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in add()
2221 if (InITBlock() && !size.IsWide() && rd.IsLow() && rn.IsLow() && in add()
2323 if (InITBlock() && rd.IsLow() && (imm <= 255)) { in add()
2334 if (InITBlock() && !rm.Is(sp) && in add()
2732 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in and_()
2882 if (InITBlock() && !size.IsWide() && rd.IsLow() && rm.IsLow() && in asr()
2913 if (InITBlock() && !size.IsWide() && rd.Is(rm) && rm.IsLow() && in asr()
3287 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in bic()
[all …]
|
| D | assembler-aarch32.h | 179 bool InITBlock() { return it_mask_ != 0; } in InITBlock() function
|
| /external/capstone/arch/ARM/ |
| D | ARMDisassembler.c | 577 static void AddThumb1SBit(MCInst *MI, bool InITBlock) in AddThumb1SBit() argument
587 MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR)); in AddThumb1SBit()
593 MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR)); in AddThumb1SBit()
710 bool InITBlock; in _Thumb_getInstruction() local
744 InITBlock = ITStatus_instrInITBlock(&(ud->ITBlock)); in _Thumb_getInstruction()
746 AddThumb1SBit(MI, InITBlock); in _Thumb_getInstruction()
794 InITBlock = ITStatus_instrInITBlock(&(ud->ITBlock)); in _Thumb_getInstruction()
796 AddThumb1SBit(MI, InITBlock); in _Thumb_getInstruction()
|
| /external/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 573 static void AddThumb1SBit(MCInst &MI, bool InITBlock) { in AddThumb1SBit() argument
581 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
586 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
727 bool InITBlock = ITBlock.instrInITBlock(); in getInstruction() local
729 AddThumb1SBit(MI, InITBlock); in getInstruction()
770 bool InITBlock = ITBlock.instrInITBlock(); in getInstruction() local
772 AddThumb1SBit(MI, InITBlock); in getInstruction()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 730 static void AddThumb1SBit(MCInst &MI, bool InITBlock) { in AddThumb1SBit() argument
738 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
743 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
935 bool InITBlock = ITBlock.instrInITBlock(); in getThumbInstruction() local
937 AddThumb1SBit(MI, InITBlock); in getThumbInstruction()
1002 bool InITBlock = ITBlock.instrInITBlock(); in getThumbInstruction() local
1004 AddThumb1SBit(MI, InITBlock); in getThumbInstruction()
|
| /external/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 731 static void AddThumb1SBit(MCInst &MI, bool InITBlock) { in AddThumb1SBit() argument
739 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
744 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
937 bool InITBlock = ITBlock.instrInITBlock(); in getThumbInstruction() local
939 AddThumb1SBit(MI, InITBlock); in getThumbInstruction()
1004 bool InITBlock = ITBlock.instrInITBlock(); in getThumbInstruction() local
1006 AddThumb1SBit(MI, InITBlock); in getThumbInstruction()
|