Home
last modified time | relevance | path

Searched refs:Inst1 (Results 1 – 18 of 18) sorted by relevance

/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/
DGPRArith.cpp678 #define TestImplRegReg(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, \ in TEST_F() argument
684 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 ", " #Src0 \ in TEST_F()
696 __ Inst1(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst1, \ in TEST_F()
711 #define TestImplRegAddr(Inst0, Inst1, Dst0, Dst1, Value0, Value1, Op, Size) \ in TEST_F() argument
716 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
728 __ Inst1(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst1, \ in TEST_F()
745 #define TestImplRegImm(Inst0, Inst1, Dst0, Dst1, Value0, Imm, Op, Size) \ in TEST_F() argument
750 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
758 __ Inst1(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst1, \ in TEST_F()
773 #define TestImplAddrReg(Inst0, Inst1, Value0, Src0, Src1, Value1, Op, Size) \ in TEST_F() argument
[all …]
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/
DGPRArith.cpp709 #define TestImplRegReg(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, \ in TEST_F() argument
715 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 ", " #Src0 \ in TEST_F()
726 __ Inst1(IceType_i##Size, Encoded_GPR_##Dst1(), Encoded_GPR_##Src1()); \ in TEST_F()
740 #define TestImplRegAddr(Inst0, Inst1, Dst0, Dst1, Value0, Value1, Op, Size) \ in TEST_F() argument
745 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
756 __ Inst1(IceType_i##Size, Encoded_GPR_##Dst1(), dwordAddress(T1)); \ in TEST_F()
772 #define TestImplRegImm(Inst0, Inst1, Dst0, Dst1, Value0, Imm, Op, Size) \ in TEST_F() argument
777 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
785 __ Inst1(IceType_i##Size, Encoded_GPR_##Dst1(), \ in TEST_F()
800 #define TestImplAddrReg(Inst0, Inst1, Value0, Src0, Src1, Value1, Op, Size) \ in TEST_F() argument
[all …]
/external/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonShuffler.cpp539 MCInst const &Inst1 = *ID.getOperand(1).getInst(); in GetPacketSummary() local
542 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isBranch()) in GetPacketSummary()
546 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isReturn()) in GetPacketSummary()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonShuffler.cpp401 MCInst const &Inst1 = *ID.getOperand(1).getInst(); in check() local
404 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isBranch()) in check()
408 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isReturn()) in check()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
DVectorUtils.cpp548 MDNode *llvm::intersectAccessGroups(const Instruction *Inst1, in intersectAccessGroups() argument
550 bool MayAccessMem1 = Inst1->mayReadOrWriteMemory(); in intersectAccessGroups()
558 return Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
560 MDNode *MD1 = Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
590 LLVMContext &Ctx = Inst1->getContext(); in intersectAccessGroups()
/external/llvm-project/llvm/lib/Analysis/
DVectorUtils.cpp662 MDNode *llvm::intersectAccessGroups(const Instruction *Inst1, in intersectAccessGroups() argument
664 bool MayAccessMem1 = Inst1->mayReadOrWriteMemory(); in intersectAccessGroups()
672 return Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
674 MDNode *MD1 = Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
704 LLVMContext &Ctx = Inst1->getContext(); in intersectAccessGroups()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonSubtarget.h79 const SUnit &Inst1, const SUnit &Inst2) const;
DHexagonSubtarget.cpp181 const HexagonInstrInfo &HII, const SUnit &Inst1, in shouldTFRICallBind() argument
183 if (Inst1.getInstr()->getOpcode() != Hexagon::A2_tfrpi) in shouldTFRICallBind()
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonSubtarget.h83 const SUnit &Inst1, const SUnit &Inst2) const;
DHexagonSubtarget.cpp251 const HexagonInstrInfo &HII, const SUnit &Inst1, in shouldTFRICallBind() argument
253 if (Inst1.getInstr()->getOpcode() != Hexagon::A2_tfrpi) in shouldTFRICallBind()
/external/llvm/unittests/IR/
DInstructionsTest.cpp284 auto Inst1 = CastInst::CreatePointerCast(NullV2I32Ptr, V2Int32Ty, "foo", BB); in TEST() local
290 Inst1->eraseFromParent(); in TEST()
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Analysis/
DVectorUtils.h283 MDNode *intersectAccessGroups(const Instruction *Inst1,
/external/llvm-project/llvm/include/llvm/Analysis/
DVectorUtils.h454 MDNode *intersectAccessGroups(const Instruction *Inst1,
/external/llvm-project/llvm/unittests/IR/
DInstructionsTest.cpp369 auto Inst1 = CastInst::CreatePointerCast(NullV2I32Ptr, V2Int32Ty, "foo", BB); in TEST() local
382 Inst1->eraseFromParent(); in TEST()
/external/llvm/lib/Transforms/Vectorize/
DSLPVectorizer.cpp509 bool isAliased(const MemoryLocation &Loc1, Instruction *Inst1, in isAliased() argument
513 AliasCacheKey key = std::make_pair(Inst1, Inst2); in isAliased()
520 if (Loc1.Ptr && Loc2.Ptr && isSimple(Inst1) && isSimple(Inst2)) { in isAliased()
/external/llvm/lib/CodeGen/
DMachinePipeliner.cpp1953 static bool hasDataDependence(SUnit *Inst1, SUnit *Inst2) { in hasDataDependence() argument
1954 for (auto &SI : Inst1->Succs) in hasDataDependence()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Vectorize/
DSLPVectorizer.cpp1731 bool isAliased(const MemoryLocation &Loc1, Instruction *Inst1, in isAliased() argument
1734 AliasCacheKey key = std::make_pair(Inst1, Inst2); in isAliased()
1741 if (Loc1.Ptr && Loc2.Ptr && isSimple(Inst1) && isSimple(Inst2)) { in isAliased()
/external/llvm-project/llvm/lib/Transforms/Vectorize/
DSLPVectorizer.cpp1873 bool isAliased(const MemoryLocation &Loc1, Instruction *Inst1, in isAliased() argument
1876 AliasCacheKey key = std::make_pair(Inst1, Inst2); in isAliased()
1883 if (Loc1.Ptr && Loc2.Ptr && isSimple(Inst1) && isSimple(Inst2)) { in isAliased()