Searched refs:IsVec128 (Results 1 – 4 of 4) sorted by relevance
| /external/swiftshader/third_party/subzero/src/ |
| D | IceRegistersARM32.def | 7 …h, IsPreserved, IsStackPtr, IsFramePtr, IsGPR, IsInt, IsI64Pair, IsFP32, IsFP64, IsVec128, Aliases)
26 …h, IsPreserved, IsStackPtr, IsFramePtr, IsGPR, IsInt, IsI64Pair, IsFP32, IsFP64, IsVec128, Aliases)
35 …h, IsPreserved, IsStackPtr, IsFramePtr, IsGPR, IsInt, IsI64Pair, IsFP32, IsFP64, IsVec128, Aliases)
70 …h, IsPreserved, IsStackPtr, IsFramePtr, IsGPR, IsInt, IsI64Pair, IsFP32, IsFP64, IsVec128, Aliases)
105 …h, IsPreserved, IsStackPtr, IsFramePtr, IsGPR, IsInt, IsI64Pair, IsFP32, IsFP64, IsVec128, Aliases)
|
| D | IceRegistersARM32.h | 98 unsigned IsVec128 : 1; member
202 return RegTable[RegNum].IsVec128; in isEncodedQReg()
|
| D | IceTargetLoweringARM32.cpp | 327 VectorRegisters[i] = Entry.IsVec128; in staticInit()
331 QtoSRegisters[i] = Entry.IsVec128 && Entry.Encoding < EncodedReg_q8; in staticInit()
349 } else if (Entry.IsVec128) { in staticInit()
|
| D | IceInstARM32.cpp | 1565 assert(SrcEntry.IsVec128); in getDRegister()
|