Home
last modified time | relevance | path

Searched refs:Ld3 (Results 1 – 6 of 6) sorted by relevance

/external/llvm-project/llvm/lib/Target/ARM/
DARMParallelDSP.cpp573 auto Ld3 = static_cast<LoadInst*>(PMul1->RHS); in CreateParallelPairs() local
576 if (Ld0 == Ld2 || Ld1 == Ld3) in CreateParallelPairs()
580 if (AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
584 } else if (AreSequentialLoads(Ld3, Ld2, PMul1->VecLd)) { in CreateParallelPairs()
591 AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMParallelDSP.cpp572 auto Ld3 = static_cast<LoadInst*>(PMul1->RHS); in CreateParallelPairs() local
575 if (AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
579 } else if (AreSequentialLoads(Ld3, Ld2, PMul1->VecLd)) { in CreateParallelPairs()
586 AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
/external/vixl/test/aarch64/
Dtest-disasm-neon-aarch64.cc360 COMPARE_MACRO(Ld3(v3.M, v4.M, v5.M, MemOperand(x17)), \ in TEST()
382 COMPARE_MACRO(Ld3(v3.M, v4.M, v5.M, MemOperand(x17, x22, PostIndex)), \ in TEST()
426 COMPARE_MACRO(Ld3(v16.V2S(), in TEST()
431 COMPARE_MACRO(Ld3(v16.V4S(), in TEST()
770 COMPARE_MACRO(Ld3(v0.V8B(), v1.V8B(), v2.V8B(), 0, MemOperand(x15)), in TEST()
772 COMPARE_MACRO(Ld3(v1.V16B(), v2.V16B(), v3.V16B(), 1, MemOperand(x16)), in TEST()
774 COMPARE_MACRO(Ld3(v2.V4H(), v3.V4H(), v4.V4H(), 2, MemOperand(x17)), in TEST()
776 COMPARE_MACRO(Ld3(v3.V8H(), v4.V8H(), v5.V8H(), 3, MemOperand(x18)), in TEST()
778 COMPARE_MACRO(Ld3(v4.V2S(), v5.V2S(), v6.V2S(), 0, MemOperand(x19)), in TEST()
780 COMPARE_MACRO(Ld3(v5.V4S(), v6.V4S(), v7.V4S(), 1, MemOperand(x20)), in TEST()
[all …]
Dtest-assembler-neon-aarch64.cc1025 __ Ld3(v2.V8B(), v3.V8B(), v4.V8B(), MemOperand(x17)); in TEST() local
1027 __ Ld3(v5.V8B(), v6.V8B(), v7.V8B(), MemOperand(x17)); in TEST() local
1029 __ Ld3(v8.V4H(), v9.V4H(), v10.V4H(), MemOperand(x17)); in TEST() local
1031 __ Ld3(v31.V2S(), v0.V2S(), v1.V2S(), MemOperand(x17)); in TEST() local
1069 __ Ld3(v2.V8B(), v3.V8B(), v4.V8B(), MemOperand(x17, x22, PostIndex)); in TEST() local
1070 __ Ld3(v5.V8B(), v6.V8B(), v7.V8B(), MemOperand(x18, 24, PostIndex)); in TEST() local
1071 __ Ld3(v8.V4H(), v9.V4H(), v10.V4H(), MemOperand(x19, 24, PostIndex)); in TEST() local
1072 __ Ld3(v11.V2S(), v12.V2S(), v13.V2S(), MemOperand(x20, 24, PostIndex)); in TEST() local
1073 __ Ld3(v31.V2S(), v0.V2S(), v1.V2S(), MemOperand(x21, 24, PostIndex)); in TEST() local
1115 __ Ld3(v2.V16B(), v3.V16B(), v4.V16B(), MemOperand(x17)); in TEST() local
[all …]
/external/vixl/benchmarks/aarch64/
Dbench-utils.cc394 __ Ld3(vt.V4S(), vt2.V4S(), vt3.V4S(), MemOperand(scratch)); in GenerateNEONSequence() local
/external/vixl/src/aarch64/
Dmacro-assembler-aarch64.h3228 void Ld3(const VRegister& vt, in Ld3() function
3236 void Ld3(const VRegister& vt, in Ld3() function