Home
last modified time | relevance | path

Searched refs:MOVHLPS (Results 1 – 12 of 12) sorted by relevance

/external/llvm/lib/Target/X86/
DX86ISelLowering.h397 MOVHLPS, enumerator
DX86InstrFragmentsSIMD.td381 def X86Movhlps : SDNode<"X86ISD::MOVHLPS", SDTShuff2Op>;
DX86InstrSSE.td1389 // MOVHLPS patterns
1401 // MOVHLPS patterns
DX86InstrAVX512.td4534 // MOVHLPS patterns
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.h456 MOVHLPS, enumerator
DX86InstrFragmentsSIMD.td422 def X86Movhlps : SDNode<"X86ISD::MOVHLPS",
DX86ISelLowering.cpp4798 case X86ISD::MOVHLPS: in isTargetShuffle()
6947 case X86ISD::MOVHLPS: in getTargetShuffleMask()
14163 return DAG.getNode(X86ISD::MOVHLPS, DL, MVT::v4f32, V1, V1); in lowerV4F32Shuffle()
14207 return DAG.getNode(X86ISD::MOVHLPS, DL, MVT::v4f32, V2, V1); in lowerV4F32Shuffle()
30913 NODE_NAME_CASE(MOVHLPS) in getTargetNodeName()
34776 Shuffle = Subtarget.hasSSE2() ? X86ISD::UNPCKH : X86ISD::MOVHLPS; in matchBinaryShuffle()
49836 case X86ISD::MOVHLPS: in PerformDAGCombine()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.h392 MOVHLPS, enumerator
DX86InstrFragmentsSIMD.td413 def X86Movhlps : SDNode<"X86ISD::MOVHLPS",
DX86ISelLowering.cpp4700 case X86ISD::MOVHLPS: in isTargetShuffle()
6663 case X86ISD::MOVHLPS: in getTargetShuffleMask()
13416 return DAG.getNode(X86ISD::MOVHLPS, DL, MVT::v4f32, V1, V1); in lowerV4F32Shuffle()
13460 return DAG.getNode(X86ISD::MOVHLPS, DL, MVT::v4f32, V2, V1); in lowerV4F32Shuffle()
29770 case X86ISD::MOVHLPS: return "X86ISD::MOVHLPS"; in getTargetNodeName()
33140 Shuffle = Subtarget.hasSSE2() ? X86ISD::UNPCKH : X86ISD::MOVHLPS; in matchBinaryShuffle()
46049 case X86ISD::MOVHLPS: in PerformDAGCombine()
/external/mesa3d/src/mesa/x86/
Dassyntax.h1671 #define MOVHLPS(a, b) movhlps P_ARG2(a, b) macro
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenFastISel.inc12487 // FastEmit functions for X86ISD::MOVHLPS.
15183 …case X86ISD::MOVHLPS: return fastEmit_X86ISD_MOVHLPS_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);