Home
last modified time | relevance | path

Searched refs:PREFETCHW (Results 1 – 15 of 15) sorted by relevance

/external/mesa3d/src/mesa/x86/
D3dnow_xform3.S63 PREFETCHW ( REGIND(EDX) )
68 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
149 PREFETCHW ( REGIND(EDX) )
162 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
239 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
318 PREFETCHW ( REGIND(EDX) )
335 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
341 PREFETCHW ( REGIND(EAX) )
394 PREFETCHW ( REGIND(EDX) )
407 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
[all …]
D3dnow_xform4.S63 PREFETCHW ( REGIND(EDX) )
68 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
157 PREFETCHW ( REGIND(EDX) )
171 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
245 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
336 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
410 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
482 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
545 PREFETCHW ( REGOFF(32, EDX) ) /* prefetch 2 vertices ahead */
Dassyntax.h1627 #define PREFETCHW(a) prefetchw P_ARG1(a) macro
/external/tensorflow/tensorflow/core/platform/
Dcpu_info.h107 PREFETCHW = 26, enumerator
Dcpu_info.cc236 case PREFETCHW: return cpuid->have_prefetchw_; in TestFeature()
/external/llvm/lib/Target/X86/
DX86Instr3DNow.td94 def PREFETCHW : I<0x0D, MRM1m, (outs), (ins i8mem:$addr), "prefetchw\t$addr",
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86Instr3DNow.td98 def PREFETCHW : I<0x0D, MRM1m, (outs), (ins i8mem:$addr), "prefetchw\t$addr",
/external/llvm-project/llvm/lib/Target/X86/
DX86Instr3DNow.td98 def PREFETCHW : I<0x0D, MRM1m, (outs), (ins i8mem:$addr), "prefetchw\t$addr",
/external/capstone/arch/X86/
DX86GenAsmWriter1.inc2227 106045U, // PREFETCHW
11084 0U, // PREFETCHW
DX86GenAsmWriter.inc2227 468386U, // PREFETCHW
11084 0U, // PREFETCHW
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenAsmWriter.inc3897 895614U, // PREFETCHW
19148 0U, // PREFETCHW
34399 0U, // PREFETCHW
DX86GenAsmWriter1.inc3606 140231U, // PREFETCHW
18857 0U, // PREFETCHW
DX86GenDisassemblerTables.inc16287 /* PREFETCHW */
78782 0x8b6, /* PREFETCHW */
DX86GenAsmMatcher.inc9821 { 6207 /* prefetchw */, X86::PREFETCHW, Convert__Mem85_0, AMFBS_None, { MCK_Mem8 }, },
24375 { 6207 /* prefetchw */, X86::PREFETCHW, Convert__Mem85_0, AMFBS_None, { MCK_Mem8 }, },
DX86GenInstrInfo.inc2245 PREFETCHW = 2230,
19930 …yStore), 0x340002029ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr }, // Inst #2230 = PREFETCHW