Searched refs:PSRLW (Results 1 – 6 of 6) sorted by relevance
/external/mesa3d/src/mesa/x86/ |
D | mmx_blend.S | 33 PSRLW ( CONST(8), MA1 ) /* t1 >> 8 ~= t1/255 */ ;\ 34 TWO(PSRLW ( CONST(8), MA2 )) /* t2 >> 8 ~= t2/255 */ 55 PSRLW ( CONST(8), MA1 ) /* t1 >> 8 */ ;\ 58 TWO(PSRLW ( CONST(8), MA2 )) /* t2 >> 8 */ ;\ 61 PSRLW ( CONST(8), MA1 ) /* sa1 | sb1 | sg1 | sr1 */ ;\ 64 TWO(PSRLW ( CONST(8), MA2 )) /* sa2 | sb2 | sg2 | sr2 */ 86 PSRLW ( CONST(8), MA1 ) /* t1 >> 8 */ ;\ 89 TWO(PSRLW ( CONST(8), MA2 )) /* t2 >> 8 */ ;\ 92 PSRLW ( CONST(8), MA1 ) /* sa1 | sb1 | sg1 | sr1 */ ;\ 95 TWO(PSRLW ( CONST(8), MA2 )) /* sa2 | sb2 | sg2 | sr2 */ [all …]
|
D | assyntax.h | 1583 #define PSRLW(a, b) psrlw P_ARG2(a, b) macro
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | combine-and.ll | 300 ; PR34620 - redundant PAND after vector shift of a byte vector (PSRLW)
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86InstrSSE.td | 3600 defm PSRLW : PDI_binop_rmi_all<0xD1, 0x71, MRM2r, "psrlw", X86vsrl, X86vsrli,
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstrSSE.td | 3595 defm PSRLW : PDI_binop_rmi_all<0xD1, 0x71, MRM2r, "psrlw", X86vsrl, X86vsrli,
|
/external/llvm/lib/Target/X86/ |
D | X86InstrSSE.td | 4154 defm PSRLW : PDI_binop_rmi<0xD1, 0x71, MRM2r, "psrlw", X86vsrl, X86vsrli,
|