Home
last modified time | relevance | path

Searched refs:PostRAScheduler (Results 1 – 25 of 67) sorted by relevance

123

/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DPostRASchedulerList.cpp80 class PostRAScheduler : public MachineFunctionPass { class
86 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anond9f0dbac0111::PostRAScheduler
112 char PostRAScheduler::ID = 0;
201 char &llvm::PostRASchedulerID = PostRAScheduler::ID;
203 INITIALIZE_PASS(PostRAScheduler, DEBUG_TYPE,
266 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler()
282 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
DTargetSubtargetInfo.cpp54 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
/external/llvm-project/llvm/lib/CodeGen/
DPostRASchedulerList.cpp78 class PostRAScheduler : public MachineFunctionPass { class
84 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anondff48f180111::PostRAScheduler
110 char PostRAScheduler::ID = 0;
199 char &llvm::PostRASchedulerID = PostRAScheduler::ID;
201 INITIALIZE_PASS(PostRAScheduler, DEBUG_TYPE,
264 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler()
280 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
DTargetSubtargetInfo.cpp53 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
/external/llvm/lib/CodeGen/
DPostRASchedulerList.cpp80 class PostRAScheduler : public MachineFunctionPass { class
86 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anond49cb7ca0111::PostRAScheduler
112 char PostRAScheduler::ID = 0;
201 char &llvm::PostRASchedulerID = PostRAScheduler::ID;
203 INITIALIZE_PASS(PostRAScheduler, "post-RA-sched",
266 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler()
282 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
/external/llvm/lib/Target/
DTargetSubtargetInfo.cpp49 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
/external/llvm/include/llvm/MC/
DMCSchedule.h183 bool PostRAScheduler; // default value is false member
/external/llvm-project/llvm/lib/Target/Lanai/
DLanaiSchedule.td45 let PostRAScheduler = 0;
/external/llvm/lib/Target/Lanai/
DLanaiSchedule.td46 let PostRAScheduler = 0;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiSchedule.td45 let PostRAScheduler = 0;
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/
DMCSchedule.h300 bool PostRAScheduler; // default value is false member
/external/llvm-project/llvm/include/llvm/MC/
DMCSchedule.h300 bool PostRAScheduler; // default value is false member
/external/llvm/lib/Target/X86/
DX86Schedule.td639 // and disables PostRAScheduler.
645 let PostRAScheduler = 0;
651 // Define a model with the PostRAScheduler enabled.
653 let PostRAScheduler = 1;
DX86ScheduleSLM.td22 let PostRAScheduler = 1;
DX86ScheduleBtVer2.td24 let PostRAScheduler = 1;
/external/llvm/lib/Target/AMDGPU/
DSISchedule.td51 let PostRAScheduler = 1;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMScheduleM4.td18 let PostRAScheduler = 1;
/external/llvm-project/llvm/lib/Target/ARM/
DARMScheduleM4.td18 let PostRAScheduler = 1;
/external/llvm-project/llvm/lib/Target/X86/
DX86Schedule.td716 // and disables PostRAScheduler.
722 let PostRAScheduler = 0;
728 // Define a model with the PostRAScheduler enabled.
730 let PostRAScheduler = 1;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86Schedule.td705 // and disables PostRAScheduler.
711 let PostRAScheduler = 0;
717 // Define a model with the PostRAScheduler enabled.
719 let PostRAScheduler = 1;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSISchedule.td65 let PostRAScheduler = 1;
/external/llvm-project/llvm/lib/Target/AMDGPU/
DSISchedule.td73 let PostRAScheduler = 1;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenSubtargetInfo.inc7808 false, // PostRAScheduler
7823 false, // PostRAScheduler
7838 false, // PostRAScheduler
7853 false, // PostRAScheduler
7868 false, // PostRAScheduler
7883 false, // PostRAScheduler
7898 false, // PostRAScheduler
7913 false, // PostRAScheduler
7928 false, // PostRAScheduler
7943 false, // PostRAScheduler
[all …]
/external/llvm/utils/TableGen/
DSubtargetEmitter.cpp1169 bool PostRAScheduler = in EmitProcessorModels() local
1172 OS << " " << (PostRAScheduler ? "true" : "false") << ", // " in EmitProcessorModels()
/external/llvm-project/llvm/utils/TableGen/
DSubtargetEmitter.cpp1363 bool PostRAScheduler = in EmitProcessorModels() local
1366 OS << " " << (PostRAScheduler ? "true" : "false") << ", // " in EmitProcessorModels()

123