/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | PostRASchedulerList.cpp | 80 class PostRAScheduler : public MachineFunctionPass { class 86 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anond9f0dbac0111::PostRAScheduler 112 char PostRAScheduler::ID = 0; 201 char &llvm::PostRASchedulerID = PostRAScheduler::ID; 203 INITIALIZE_PASS(PostRAScheduler, DEBUG_TYPE, 266 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler() 282 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
|
D | TargetSubtargetInfo.cpp | 54 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
|
/external/llvm-project/llvm/lib/CodeGen/ |
D | PostRASchedulerList.cpp | 78 class PostRAScheduler : public MachineFunctionPass { class 84 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anondff48f180111::PostRAScheduler 110 char PostRAScheduler::ID = 0; 199 char &llvm::PostRASchedulerID = PostRAScheduler::ID; 201 INITIALIZE_PASS(PostRAScheduler, DEBUG_TYPE, 264 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler() 280 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
|
D | TargetSubtargetInfo.cpp | 53 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
|
/external/llvm/lib/CodeGen/ |
D | PostRASchedulerList.cpp | 80 class PostRAScheduler : public MachineFunctionPass { class 86 PostRAScheduler() : MachineFunctionPass(ID) {} in PostRAScheduler() function in __anond49cb7ca0111::PostRAScheduler 112 char PostRAScheduler::ID = 0; 201 char &llvm::PostRASchedulerID = PostRAScheduler::ID; 203 INITIALIZE_PASS(PostRAScheduler, "post-RA-sched", 266 bool PostRAScheduler::enablePostRAScheduler( in enablePostRAScheduler() 282 bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) { in runOnMachineFunction()
|
/external/llvm/lib/Target/ |
D | TargetSubtargetInfo.cpp | 49 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
|
/external/llvm/include/llvm/MC/ |
D | MCSchedule.h | 183 bool PostRAScheduler; // default value is false member
|
/external/llvm-project/llvm/lib/Target/Lanai/ |
D | LanaiSchedule.td | 45 let PostRAScheduler = 0;
|
/external/llvm/lib/Target/Lanai/ |
D | LanaiSchedule.td | 46 let PostRAScheduler = 0;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
D | LanaiSchedule.td | 45 let PostRAScheduler = 0;
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/ |
D | MCSchedule.h | 300 bool PostRAScheduler; // default value is false member
|
/external/llvm-project/llvm/include/llvm/MC/ |
D | MCSchedule.h | 300 bool PostRAScheduler; // default value is false member
|
/external/llvm/lib/Target/X86/ |
D | X86Schedule.td | 639 // and disables PostRAScheduler. 645 let PostRAScheduler = 0; 651 // Define a model with the PostRAScheduler enabled. 653 let PostRAScheduler = 1;
|
D | X86ScheduleSLM.td | 22 let PostRAScheduler = 1;
|
D | X86ScheduleBtVer2.td | 24 let PostRAScheduler = 1;
|
/external/llvm/lib/Target/AMDGPU/ |
D | SISchedule.td | 51 let PostRAScheduler = 1;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMScheduleM4.td | 18 let PostRAScheduler = 1;
|
/external/llvm-project/llvm/lib/Target/ARM/ |
D | ARMScheduleM4.td | 18 let PostRAScheduler = 1;
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86Schedule.td | 716 // and disables PostRAScheduler. 722 let PostRAScheduler = 0; 728 // Define a model with the PostRAScheduler enabled. 730 let PostRAScheduler = 1;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86Schedule.td | 705 // and disables PostRAScheduler. 711 let PostRAScheduler = 0; 717 // Define a model with the PostRAScheduler enabled. 719 let PostRAScheduler = 1;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SISchedule.td | 65 let PostRAScheduler = 1;
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SISchedule.td | 73 let PostRAScheduler = 1;
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/ |
D | PPCGenSubtargetInfo.inc | 7808 false, // PostRAScheduler 7823 false, // PostRAScheduler 7838 false, // PostRAScheduler 7853 false, // PostRAScheduler 7868 false, // PostRAScheduler 7883 false, // PostRAScheduler 7898 false, // PostRAScheduler 7913 false, // PostRAScheduler 7928 false, // PostRAScheduler 7943 false, // PostRAScheduler [all …]
|
/external/llvm/utils/TableGen/ |
D | SubtargetEmitter.cpp | 1169 bool PostRAScheduler = in EmitProcessorModels() local 1172 OS << " " << (PostRAScheduler ? "true" : "false") << ", // " in EmitProcessorModels()
|
/external/llvm-project/llvm/utils/TableGen/ |
D | SubtargetEmitter.cpp | 1363 bool PostRAScheduler = in EmitProcessorModels() local 1366 OS << " " << (PostRAScheduler ? "true" : "false") << ", // " in EmitProcessorModels()
|