/external/llvm-project/llvm/lib/Target/Hexagon/ |
D | HexagonVectorPrint.cpp | 54 const HexagonInstrInfo *QII = nullptr; member in __anonecc6b4f90111::HexagonVectorPrint 98 const DebugLoc &DL, const HexagonInstrInfo *QII, in addAsmInstr() argument 103 BuildMI(*MBB, I, DL, QII->get(TargetOpcode::INLINEASM)) in addAsmInstr() 135 QII = QST->getInstrInfo(); in runOnMachineFunction() 185 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction() 189 MII, DL, QII, Fn); in runOnMachineFunction() 191 MII, DL, QII, Fn); in runOnMachineFunction() 194 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction()
|
D | HexagonNewValueJump.cpp | 96 const HexagonInstrInfo *QII; member 117 static bool canBeFeederToNewValueJump(const HexagonInstrInfo *QII, in INITIALIZE_PASS_DEPENDENCY() 124 if (QII->isPredicated(*II)) in INITIALIZE_PASS_DEPENDENCY() 143 if (QII->isSolo(*II)) in INITIALIZE_PASS_DEPENDENCY() 146 if (QII->isFloat(*II)) in INITIALIZE_PASS_DEPENDENCY() 238 static bool canCompareBeNewValueJump(const HexagonInstrInfo *QII, in canCompareBeNewValueJump() argument 460 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 575 if (!canCompareBeNewValueJump(QII, QRI, MII, predReg, isSecondOpReg, in runOnMachineFunction() 616 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) { in runOnMachineFunction() 626 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) in runOnMachineFunction() [all …]
|
D | HexagonPeephole.cpp | 82 const HexagonInstrInfo *QII; member 113 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 235 if (QII->isPredicated(MI)) { in runOnMachineFunction() 248 int NewOp = QII->getInvertedPredicatedOpcode(MI.getOpcode()); in runOnMachineFunction() 249 MI.setDesc(QII->get(NewOp)); in runOnMachineFunction() 278 QII->get(NewOp), MI.getOperand(0).getReg()) in runOnMachineFunction()
|
D | HexagonSubtarget.cpp | 217 auto *QII = static_cast<const HexagonInstrInfo*>(DAG->TII); in apply() local 220 if (!QII->isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1)) in apply() 226 if (!QII->isHVXVec(MI2)) in apply() 397 const HexagonInstrInfo *QII = getInstrInfo(); in adjustSchedDependency() local 402 if (QII->canExecuteInBundle(*SrcInst, *DstInst) && in adjustSchedDependency() 403 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency() 437 if (EnableDotCurSched && QII->isToBeScheduledASAP(*SrcInst, *DstInst) && in adjustSchedDependency() 438 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency() 482 auto &QII = static_cast<const HexagonInstrInfo&>(*getInstrInfo()); in updateLatency() local 485 if (QII.isHVXVec(SrcInst) || useBSBScheduling()) in updateLatency()
|
D | HexagonMachineScheduler.cpp | 69 const HexagonInstrInfo &QII) { in hasDependence() argument 74 if (QII.mayBeCurLoad(*SUd->getInstr())) in hasDependence() 77 if (QII.canExecuteInBundle(*SUd->getInstr(), *SUu->getInstr())) in hasDependence() 121 const auto &QII = *QST.getInstrInfo(); in isResourceAvailable() local 127 if (hasDependence(Packet[i], SU, QII)) in isResourceAvailable() 131 if (hasDependence(SU, Packet[i], QII)) in isResourceAvailable() 690 auto &QII = *QST.getInstrInfo(); in SchedulingCost() local 691 if (SU->isInstr() && QII.mayBeCurLoad(*SU->getInstr())) { in SchedulingCost()
|
D | HexagonVLIWPacketizer.cpp | 950 const HexagonInstrInfo *QII) { in getPredicatedRegister() argument 953 assert(QII->isPredicated(MI) && "Must be predicated instruction"); in getPredicatedRegister()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonVectorPrint.cpp | 54 const HexagonInstrInfo *QII = nullptr; member in __anon3e77208d0111::HexagonVectorPrint 97 const DebugLoc &DL, const HexagonInstrInfo *QII, in addAsmInstr() argument 102 BuildMI(*MBB, I, DL, QII->get(TargetOpcode::INLINEASM)) in addAsmInstr() 134 QII = QST->getInstrInfo(); in runOnMachineFunction() 184 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction() 188 MII, DL, QII, Fn); in runOnMachineFunction() 190 MII, DL, QII, Fn); in runOnMachineFunction() 193 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction()
|
D | HexagonNewValueJump.cpp | 96 const HexagonInstrInfo *QII; member 117 static bool canBeFeederToNewValueJump(const HexagonInstrInfo *QII, in INITIALIZE_PASS_DEPENDENCY() 124 if (QII->isPredicated(*II)) in INITIALIZE_PASS_DEPENDENCY() 143 if (QII->isSolo(*II)) in INITIALIZE_PASS_DEPENDENCY() 146 if (QII->isFloat(*II)) in INITIALIZE_PASS_DEPENDENCY() 238 static bool canCompareBeNewValueJump(const HexagonInstrInfo *QII, in canCompareBeNewValueJump() argument 460 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 575 if (!canCompareBeNewValueJump(QII, QRI, MII, predReg, isSecondOpReg, in runOnMachineFunction() 616 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) { in runOnMachineFunction() 626 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) in runOnMachineFunction() [all …]
|
D | HexagonPeephole.cpp | 82 const HexagonInstrInfo *QII; member 113 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 238 if (QII->isPredicated(MI)) { in runOnMachineFunction() 251 int NewOp = QII->getInvertedPredicatedOpcode(MI.getOpcode()); in runOnMachineFunction() 252 MI.setDesc(QII->get(NewOp)); in runOnMachineFunction() 281 QII->get(NewOp), MI.getOperand(0).getReg()) in runOnMachineFunction()
|
D | HexagonSubtarget.cpp | 147 auto *QII = static_cast<const HexagonInstrInfo*>(DAG->TII); in apply() local 150 if (!QII->isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1)) in apply() 156 if (!QII->isHVXVec(MI2)) in apply() 326 const HexagonInstrInfo *QII = getInstrInfo(); in adjustSchedDependency() local 331 if (QII->canExecuteInBundle(*SrcInst, *DstInst) && in adjustSchedDependency() 332 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency() 366 if (EnableDotCurSched && QII->isToBeScheduledASAP(*SrcInst, *DstInst) && in adjustSchedDependency() 367 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency() 411 auto &QII = static_cast<const HexagonInstrInfo&>(*getInstrInfo()); in updateLatency() local 414 if (QII.isHVXVec(SrcInst) || useBSBScheduling()) in updateLatency()
|
D | HexagonMachineScheduler.cpp | 69 const HexagonInstrInfo &QII) { in hasDependence() argument 74 if (QII.mayBeCurLoad(*SUd->getInstr())) in hasDependence() 77 if (QII.canExecuteInBundle(*SUd->getInstr(), *SUu->getInstr())) in hasDependence() 121 const auto &QII = *QST.getInstrInfo(); in isResourceAvailable() local 127 if (hasDependence(Packet[i], SU, QII)) in isResourceAvailable() 131 if (hasDependence(SU, Packet[i], QII)) in isResourceAvailable() 690 auto &QII = *QST.getInstrInfo(); in SchedulingCost() local 691 if (SU->isInstr() && QII.mayBeCurLoad(*SU->getInstr())) { in SchedulingCost()
|
D | HexagonVLIWPacketizer.cpp | 942 const HexagonInstrInfo *QII) { in getPredicatedRegister() argument 945 assert(QII->isPredicated(MI) && "Must be predicated instruction"); in getPredicatedRegister()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonNewValueJump.cpp | 67 const HexagonInstrInfo *QII; member 112 static bool canBeFeederToNewValueJump(const HexagonInstrInfo *QII, in INITIALIZE_PASS_DEPENDENCY() 120 if (QII->isPredicated(*II)) in INITIALIZE_PASS_DEPENDENCY() 214 static bool canCompareBeNewValueJump(const HexagonInstrInfo *QII, in canCompareBeNewValueJump() argument 402 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 519 if (!canCompareBeNewValueJump(QII, QRI, MII, predReg, isSecondOpReg, in runOnMachineFunction() 565 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) { in runOnMachineFunction() 577 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) in runOnMachineFunction() 641 opc = QII->getInvertedPredicatedOpcode(opc); in runOnMachineFunction() 645 QII->get(opc)) in runOnMachineFunction() [all …]
|
D | HexagonPeephole.cpp | 84 const HexagonInstrInfo *QII; member 118 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 241 if (QII->isPredicated(MI)) { in runOnMachineFunction() 253 int NewOp = QII->getInvertedPredicatedOpcode(MI.getOpcode()); in runOnMachineFunction() 254 MI.setDesc(QII->get(NewOp)); in runOnMachineFunction() 283 MI.setDesc(QII->get(NewOp)); in runOnMachineFunction()
|
D | HexagonVLIWPacketizer.cpp | 827 const HexagonInstrInfo *QII) { in getPredicatedRegister() argument 830 assert(QII->isPredicated(MI) && "Must be predicated instruction"); in getPredicatedRegister()
|
D | HexagonInstrInfo.cpp | 1715 const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII; in isComplex() local 1718 && !(QII->isTC2Early(MI)) in isComplex() 1723 && !(QII->isMemOp(MI)) in isComplex()
|
/external/cldr/tools/java/org/unicode/cldr/util/data/ |
D | ApproximateWidth.txt | 5156 17A6; 7; # KHMER INDEPENDENT VOWEL QII
|
/external/toolchain-utils/android_bench_suite/panorama_input/ |
D | test_012.ppm | 3082 …VaaXbeZ_aWYZS]^W]^W]^W[^RZ]Q]_T[^S]^W_`Y[]VXYRXYR^_X[[RZZQ]]PZZMZZMYYLXXM[[QII?QQHVWPYZSZ[TVWPWYOX…
|
/external/icu/icu4c/source/data/unidata/ |
D | confusables.txt | 6188 1580 ; 1550 146E ; MA # ( ᖀ → ᕐᑮ ) CANADIAN SYLLABICS QII → CANADIAN SYLLABICS R, CANADIAN SYLLABIC…
|
/external/icu/android_icu4j/src/main/tests/android/icu/dev/data/unicode/ |
D | confusables.txt | 6188 1580 ; 1550 146E ; MA # ( ᖀ → ᕐᑮ ) CANADIAN SYLLABICS QII → CANADIAN SYLLABICS R, CANADIAN SYLLABIC…
|
/external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/data/unicode/ |
D | confusables.txt | 6188 1580 ; 1550 146E ; MA # ( ᖀ → ᕐᑮ ) CANADIAN SYLLABICS QII → CANADIAN SYLLABICS R, CANADIAN SYLLABIC…
|
/external/cldr/common/uca/ |
D | allkeys_DUCET.txt | 16003 17A6 ; [.27F5.0020.0002.17A6] # KHMER INDEPENDENT VOWEL QII 17069 1580 ; [.2C0B.0020.0002.1580] # CANADIAN SYLLABICS QII
|
D | allkeys_CLDR.txt | 20790 17A6 ; [.369C.0020.0002] # KHMER INDEPENDENT VOWEL QII 22192 1580 ; [.3AD7.0020.0002] # CANADIAN SYLLABICS QII
|
D | CollationTest_CLDR_NON_IGNORABLE.txt | 111025 17A6 0021; # (ឦ) KHMER INDEPENDENT VOWEL QII [369C 0166 | 0020 0020 | 0002 0002 |] 111026 17A6 003F; # (ឦ) KHMER INDEPENDENT VOWEL QII [369C 016C | 0020 0020 | 0002 0002 |] 111027 17A6 0061; # (ឦ) KHMER INDEPENDENT VOWEL QII [369C 1FA2 | 0020 0020 | 0002 0002 |] 111028 17A6 0041; # (ឦ) KHMER INDEPENDENT VOWEL QII [369C 1FA2 | 0020 0020 | 0002 0008 |] 111029 17A6 0062; # (ឦ) KHMER INDEPENDENT VOWEL QII [369C 1FBC | 0020 0020 | 0002 0002 |] 118606 1580 0021; # (ᖀ) CANADIAN SYLLABICS QII [3AD7 0166 | 0020 0020 | 0002 0002 |] 118607 1580 003F; # (ᖀ) CANADIAN SYLLABICS QII [3AD7 016C | 0020 0020 | 0002 0002 |] 118608 1580 0061; # (ᖀ) CANADIAN SYLLABICS QII [3AD7 1FA2 | 0020 0020 | 0002 0002 |] 118609 1580 0041; # (ᖀ) CANADIAN SYLLABICS QII [3AD7 1FA2 | 0020 0020 | 0002 0008 |] 118610 1580 0062; # (ᖀ) CANADIAN SYLLABICS QII [3AD7 1FBC | 0020 0020 | 0002 0002 |]
|
/external/cldr/tools/java/org/unicode/cldr/draft/ |
D | Categories.txt | 4724 1580 Lo Syllable CANADIAN SYLLABICS QII 5209 17A6 Lo Letter Vowel Independent KHMER INDEPENDENT VOWEL QII
|