Home
last modified time | relevance | path

Searched refs:Src1Op1 (Results 1 – 1 of 1) sorted by relevance

/external/llvm-project/llvm/lib/Target/AArch64/GISel/
DAArch64PostLegalizerCombiner.cpp70 Register Src1Op1 = FAddMI->getOperand(1).getReg(); in matchExtractVecEltPairwiseAdd() local
74 MachineInstr *Other = MRI.getVRegDef(Src1Op1); in matchExtractVecEltPairwiseAdd()
76 Shuffle = getOpcodeDef(TargetOpcode::G_SHUFFLE_VECTOR, Src1Op1, MRI); in matchExtractVecEltPairwiseAdd()