Home
last modified time | relevance | path

Searched refs:TCR (Results 1 – 12 of 12) sorted by relevance

/external/llvm-project/clang/lib/Sema/
DSemaCast.cpp41 static bool isValidCast(TryCastResult TCR) { in isValidCast() argument
42 return TCR == TC_Success || TCR == TC_Extension; in isValidCast()
924 auto TCR = TryConstCast(Self, SrcExpr, DestType, /*CStyle*/ false, msg); in CheckConstCast() local
925 if (TCR != TC_Success && msg != 0) { in CheckConstCast()
929 if (!isValidCast(TCR)) in CheckConstCast()
935 auto TCR = in CheckAddrspaceCast() local
937 if (TCR != TC_Success && msg != 0) { in CheckAddrspaceCast()
941 if (!isValidCast(TCR)) in CheckAddrspaceCast()
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/CMSIS/Include/
Dcore_cm3.h748 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1700 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_sc300.h730 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1682 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_cm4.h809 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1874 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_cm7.h1011 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
2449 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L4A6RG/Drivers/CMSIS/Include/
Dcore_sc300.h730 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1682 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_cm3.h748 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1700 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_cm4.h809 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
1874 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
Dcore_cm7.h1011 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ member
2449 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenAsmWriter.inc6385 // ATOMIC_CMP_SWAP_I16, ATOMIC_CMP_SWAP_I32, TCRETURNai, TCRETURNai8, TCR...
/external/cldr/tools/java/org/unicode/cldr/util/data/external/
D2013-1_UNLOCODE_CodeListPart2.csv10156 ,"IN","TCR","Tics ICD/Mathilakam","Tics ICD/Mathilakam","KL","-----6--","RL","1107",,"1031N 07613E",
15237 ,"IT","TCR","Trescore Cremasco","Trescore Cremasco","CR","--3-----","RL","0701",,,
D2013-1_UNLOCODE_CodeListPart3.csv25568 ,"US","TCR","Trout Creek","Trout Creek","NY","--3-----","RL","0201",,"4212N 07516W",